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Carlo Requiao da Cunha 
 
 
Gallium nitride, a III-V compound semiconductor, is a good candidate for 
applications such as blue laser diodes and power devices due to its wide bandgap. One of 
the main challenges related to this compound is the growth of high quality crystals. If 
crystals with high level of purity are grown, the carrier concentration is therefore low, 
and the resulting high resistivity of the bulk imposes some difficulties for capacitance-
related measurements. This thesis deals with the problem of processing and 
characterization of contacts on highly resistive materials such as unintentionally doped n-
type gallium nitride. The ideal electrical model of a depletion layer is analyzed, and 
modifications are proposed in order to set up a framework for measurements on low 
carrier concentration materials. A silicon wafer was processed to emulate the behavior of 
unintentionally doped gallium nitride and validate the developed characterization 
techniques. Measurements obtained from two samples of gallium nitride are included to 
illustrate how these studied methodologies can be used to obtain semiconductor 
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Chapter 1 – Introduction 
 
1.1 HISTORICAL BACKGROUND 
 
For several years researchers have been trying to devise a material capable of emitting 
light in the blue region of the electromagnetic spectrum. The first researcher to successfully 
accomplish this task was J.Nakamura. Motivated by the idea of creating a high brightness light 
emitting diode (LED) that could emit blue light; this researcher started to investigate gallium 
nitride materials in 1983. Not much later, Nakamura devised the first gallium nitride based blue 
LED [1]. 
 
Due to its bandgap, GaN can also be used in space-based applications, since it has a high 
immunity to noise. Another typical application of wide bandgap materials is as power devices. 
Since the energy correspondent to the bandgap is usually bigger than 3eV, these devices are a 
good solution for high operating current requirements. 
 
Other than its electrical characteristics, GaN has also some other important features. 
Whereas typical III-V compounds are made of poisonous substances such as phosphate and 
arsenate (GaAs, InP), GaN is an entirely non-toxic semiconductor composed of safe elements 
that make the material environmental friendly. 
 
1.2 PHYSICAL PROPERTIES OF GaN 
 
Gallium nitride is composed of gallium, an element from the third column of the periodic 
table, and nitrogen, an element from the fifth column. This material is found in two crystal 
structures: zincblende and wurtzite [1]. 
 
This is particularly important for the growth of gallium nitride that is usually made on a 
sapphire substrate, which in turn has the same underlying hexagonal Bravais lattice of the 
wurtzite structure.  Thus, this work will be restricted to the wurtzite grown gallium nitride. This 
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is also due to the fact that all the samples used in this research were grown in this structure. 
Figure 1.1 shows the zincblende and the wurtzite gallium nitride structures. 
 
In the case of the wurtzite gallium nitride, there are two lattice constants. Figure 1.1 
shows the arrangement of the lattice constants. The constant ‘c’ indicates the height of the 
primitive cell, whereas the constant ‘a’ indicates the separation among the atoms at the bottom 
plane of the primitive cell.  
 
Typical theoretical values for ‘a’ and ‘c’ are 3.174Å and 5.169Å respectively [2], 
whereas typical experimental values are 3.189Å and 5.185Å [3]. For (1000) wurtzite gallium 
nitride grown on a (0001) sapphire substrate, a typical mismatch value is 16.1% with respect to 
the lattice constant ‘a’ [1]. 
 
In wurtzite gallium nitride, the bandgap at 0K is approximately 3.5eV [3]. For the 
zincblende gallium nitride, the bandgap is usually a bit smaller. In either case, the bandgap is 
direct, as also found in other III-V semiconductors such as GaAs [1]. However, the bandgap of 
GaN is divided into three different energies due to splitting of degeneracy of its valence band [1]. 
These three transitions are usually labeled A, B, and C excitons. Table 1.1 shows the values of 
the main characteristics found in gallium nitride materials. 
 
 
Figure 1.1: (a) Zincblende, and (b) Wurtzite Gallium Nitride structures. 
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Table 1.1: Principal properties of GaN [1]. 
Eg (0K), [eV] 3.5 me*/mo 0.2 
Eg (300K), [eV] 3.4 mh*/mo 0.8 
∆Eab, [eV] 6x10
-3 Refractive index n 2.4 
∆Ebc, [eV] 37x10
-3 Static dielectric constant ∈ 12 
Lowest cond.-band minimum 0000 - dir Lattice constant a, c [Å] 3.18, 5.16 
(dEg/dT)x104 @ 300K, [eV/K] -4.8 µe [cm2/Vxsec] 300 
(dEg/dP)x106, [eV/bar] 4.2 µh [cm2/Vxsec] NA 
 
1.3 STATEMENT OF THE PROBLEM 
 
Gallium nitride, as addressed before, is a very important material for the areas of 
optoelectronics and power-electronics due to its wide bandgap. However, the growth of this 
material needs to be better understood. The basic growth of GaN results in an unintentionally n-
type doping, usually in the order of 1016-1017 cm-3. A better growth has to be devised so that 
purer materials can be achieved. Also, the growth of good quality p-type gallium nitride has to be 
capable to compensate the undesired donors, and inject more acceptors in order to achieve 
acceptable doping concentrations. 
 
Molecular Beam Epitaxy (MBE) is a technique that provides precise control of the 
growth conditions, and is hence a good methodology to use to produce pure study samples. 
Metallorganic Chemical Vapor Deposition (MOCVD) is another growth technique used to grow 
gallium nitride. Its main advantage over MBE is its faster growth time. Even if MOCVD growth 
is preferred for commercial scale production, firstly the growth of GaN has to be well understood 
and MBE is employed to produce the study samples. 
 
The problem presented in this thesis is the basic understanding and development of tools 
that can provide feedback to the growth of high-quality gallium nitride samples. When designing 
devices, one is usually interested in having the carrier concentration constant over a wide range 
of temperatures so that the resulting circuit has the same response despite the change in 
temperature. In general, solid state devices have three distinct regions in their carrier 
concentration vs. temperature curve.  
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The best way of analyzing these three regions is by considering an extrinsic 
semiconductor, i.e. a material where the impurities contribute significantly to the total number of 
conduction carriers. In this case, the saturation range is the region of interest for device design, 
since the carrier concentration remains stable over a wide range of temperatures. The second 
region, at high temperatures, is the intrinsic range where the density of electrons is 
approximately the same as the density of holes, and both are much bigger than the density of 
impurities (n ≈ p > ND). The third one, at very low temperatures, is the freeze-out range where 
most of impurities are frozen out. Figure 1.2 illustrates these three regions for the case of a 
typical silicon wafer. 
 
When growing intrinsic gallium nitride, one is then interested in obtaining the smallest 
number possible of impurities on its bulk. On the other hand one is interested in controlling the 
doping when growing intentional n-type or p-type gallium nitride samples. This control is 
performed so that the resulting device has its saturation range at appropriate temperatures. 
 
 






Measuring the carrier concentration is then of great importance in providing feedback for 
the growth of samples. Two main methods can be used to measure the carrier concentration. One 
method is Hall measurement (Appendix E), and the second method is by measuring the 
capacitance vs. voltage curve. This thesis focuses in the second method and will discuss it further 
in the following chapters. 
 
Some problems arise when one tries to create and characterize a depletion region in 
highly resistive materials. The low doping and therefore the high resistivity of these materials 
include a set of nonidealities in the standard model of a depletion region. These nonidealities 
have to be properly modeled in order to perform an accurate measurement.  
 
This thesis deals with the development of experimental and theoretical foundations for 
the measurement of capacitance, built-in voltage, and carrier concentration using capacitance-
voltage measurements. The theoretical background necessary to understand the electrical circuits 
used to model the depletion region is presented in chapter 2. Chapter 3 deals with the 
experimental setup necessary to performed accurate measurements based on the theoretical 
background presented. Measurements performed on silicon to emulate the behavior of 
unintentionally doped n-type gallium nitride, and measurements performed in two samples of 
GaN are presented in chapter 4. Concluding this thesis, chapter 5 contains final discussions, a 
summary of the work developed, and suggestions for future work. 
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Chapter 2 – Theoretical Background 
 
2.1 GENERAL SEMICONDUCTOR PHYSICS 
 
Schottky diodes can be understood as p-n junctions in which one of the semiconductors is 
replaced by a metal. This metal in turn, behaves as a heavily doped material playing the role of 
one side of the junction. For example, in the case of a p-type wafer of silicon it is possible to 
create a p-n junction by ion implanting an n-type region on it. A similar result can be achieved if 
instead of this implantation, a metal with appropriate work function is deposited onto the surface 
of this wafer. 
 
To make the understanding of contact processing easy, the ideal p-n junction is analyzed 
first. When both p and n materials are placed in contact, diffusion current is expected to appear 
in the junction due to the strong difference in charge concentrations. Therefore p-type carriers 
(holes) diffuse into the n-type side of junction and n-type carriers (electrons) migrate to the p-
type side of the junction creating a depletion region at the interface of the junction. Equilibrium 
is reached when an electric field is created by the accumulation of charges in the interface of the 
junction. This electric field generates a drift current in the opposite direction of the diffusion 
current in order to maintain the net current equal to zero in the junction. Figure 2.1 shows a 
condition when a p-type semiconductor is put in contact with an n-type semiconductor. In the 
graph, it is assumed that the number of acceptors (NA) in the material is much higher than the 




Figure 2.1: P-N junction and its charge density in the depletion region. 
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It is assumed that the charge density is -qNA in the negative side of the depletion region, 
qND in the positive side, and it drops abruptly to zero outside the junction. The charge of an 
electron is denoted by q in the graph.  
 
The electric field created in the depletion region (E) is directly proportional to the integral 
of the charge distribution along the x-axis. Considering the abrupt approximation, the electric 
field has a triangular shape. The electric potential, in turn, is the integral of the electric field 
along the x-axis, as shown in equation 2.1. 
 
∫ ⋅−= dxV E  (Eq. 2.1) 
 
 Given any potential, the energy related to it is expressed by the potential divided by the 













Hence, the band diagram resulting from a p material placed in contact with an n material 
has a smooth curve as shown in figure 2.2. In this figure, EC is the energy at the bottom of the 
conduction band, EV is the energy at the top of the valence band, EF is the Fermi level, and Vbi is 
the built-in voltage resulting from the distribution of bound charges in the junction. From this 
diagram it is easy to see how the carriers flow in the junction in a presence of an applied external 
field. When reverse biasing the junction, making its n-side positive with respect to the p-side, the 
right side of the band is lowered and the potential that electrons have to overcome to flow to the 
p-side of the junction is increased. Thus, the electric current, that has the opposite direction of 
the flow of electrons, is energetically unfavorable. On the other hand, if the p-side of the junction 
is made positive in respect to the n-side, the junction is forward biased, the barrier potential is 
lowered, and flow of electrons from the p-side to the n-side is favored. If this applied potential 
happens to be near the barrier potential, the electrons in the n-type of the region have enough 
energy to flow towards the p-type. Correspondingly, an electric current exists from the p-type to 
the n-type side of the junction. 
 
A good way to visualize the electronic behavior of a p-n junction is by taking a current 
vs. voltage (I-V) plot of the p-n junction. In order to take this measurement, a voltage source is 
connected to the p-side of the junction and the n-side is connected to ground. Varying the voltage 
from a negative value to a positive value one can visualize the influence of the junction potential. 
For negative voltages, the p-side has its energy level raised and the transport of electrons from 
the anode towards the cathode is ideally blocked. However, when the voltage is made positive 
and approaches the barrier potential, the energy level of the cathode is lowered to a level at 
which electrons can freely travel from the n to the p side of the junction and then current occurs. 
This behavior is illustrated in figure 2.3. 
 
Two main points are shown in figure 2.3. The first is the threshold voltage (Vth). The 
threshold voltage is the voltage at which significant conduction from the p-side to the n-side of 
the junction starts to occur. At any voltage above the threshold voltage, the ideal voltage drop 
across the diode is zero. In practice the diode behaves as a short circuit and the current that flows 




                 Figure 2.3: I-V characteristic of a p-n junction. 
 
A typical value for the threshold voltage, in silicon for example, is 0.7V. Experimentally 
this value is given by analyzing the I-V curve. The threshold voltage is the point of the 
extrapolated forward part of the I-V curve that intersects the voltage axis. This intersection 
provides the threshold voltage. It is also important to note that the forward part of the curve has a 
slope. This is due to the fact that the real p-n diode has a series resistance associated to it. This 
resistance is generally associated with the bulk resistance of the materials used. 
 
Another important point indicated on figure 2.3 is the leakage current.  An analysis of the 
leakage current can be carried out the following manner. A reverse biased junction still has a 
current flowing through it due to minority carriers. Although electrons in the n-side of the 
junction see a barrier when approaching the p-side, electrons located in the p-side see a huge 
drop of energy when moving to the n-side of the junction. These electrons located in the p-side, 
are minority carriers, but nonetheless, contribute to a current from the n-side to the p-side at a 
reverse applied bias in the junction. For example, when a negative voltage is applied to the p-
side, its energy is raised and this creates an energy barrier for electrons flowing from the n 
towards the p region of the junction. However, the p-side also has minority electrons that can 
energetically fall to the n-side. This current is called leakage current and is found for negative 
values of the I-V curve. 
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The leakage current (I0) and the forward currents are related by the Shockley equations 
[5]. Solving the Shockley equations for a diode one finds that the total net current found in the 

























In equation 2.3, I0 is the leakage current, q is the electron charge (1.6x10-19C), Va is the 
applied voltage, kB is the Boltzmann constant, and T is the temperature of the junction. This 
equation assumes an ideal p-n junction and says that the transition from the reverse to the 
forward condition occurs in an exponential smooth manner. Assuming now a junction with a 
series resistance, as shown in figure 2.4, one finds that the total resistance found in this diode is 
































Hence, the forward region of the I-V curve is divided into two parts. The first part is 
dominated by the exponential term of equation 2.4, whereas the second part is dominated by the 
series resistance term.  Therefore, for large values of the applied voltage, the dominant term in 
equation 2.4 is the series resistance.  
 
If the junction is reverse biased and the applied voltage is sufficiently high, the minority 
carriers that participate in the leakage current may gain so much energy that they scatter atoms of 
the material and create new hole-electron pairs. This leads to a very large and multiplicative 
current. Due to this multiplicative behavior, the current after the breakdown voltage is called 






Figure 2.4: Model of a diode considering its series resistance. 
 
The calculation of the breakdown voltage involves a quantum mechanical treatment that 
goes beyond the scope of this work. Nonetheless, an approximation is sometimes given by 























V gB  
(Eq. 2.5) 
 
Another important characteristic of p-n junctions is their depletion layer width. In order 
to find a mathematical expression for it, first the band diagram of the junction has to be analyzed 
further. Recalling figure 2.1, the Poisson equation has to be solved for that model with the 
purpose of finding the boundaries of the depletion charges region. Assuming that the charges are 
confined to the region indicated in figure 2.1, the Poisson equation leads to equation 2.6. In this 
equation V is the electric potential. 
 


















For 0 ≥ x ≥ -xp  
 
 
0 For -xp > x  
 
 Equation 2.7 is then found by integrating equation 2.6 in respect to x. In equation 
2.7 the electric field is denoted by E. 
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− x + C2 










x + C3 
For 0 ≥ x ≥ -xp  
 
 
C4 For -xp > x  
 
Remembering the model shown in figure 2.1, the electric field outside the depletion 
region has to be zero. Otherwise, there would be free carriers outside this region that would 
contribute to the existence of a net current. Since the junction has to be in equilibrium this 
current cannot exist and therefore the electric field outside the depletion region has to be zero. 
Thus, the constants C1 and C4 have to be zero. Also the electric field that exists inside the 
depletion region has to reach zero at the boundaries of the region. This condition leads to 



































































For 0 ≥ x ≥ -xp  
 
 
0 For -xp > x  
 
One important relation that can be extracted from equation 2.9 is the following. If one 
computes the electric field at the interface of the junction (x=0), then equation 2.9b relates the 
total charge per unit area in each side of the junction. 
 
nDpA xNxN ⋅=⋅  (Eq. 2.9b) 
 
The next step towards finding an expression for the depletion region width is finding the 
potential distribution across the junction. Integrating equation 2.9 in respect to x, one finds the 
potential profile given by equation 2.10. 
 

































For 0 ≥ x ≥ -xp  
 
 
C8 For -xp > x  
 
Recalling figure 2.1 and assuming that the p-side of the junction is the ground reference, 
this implies that C8 has to be zero. Also a built-in voltage across the junction has to appear 
because of the distribution of the electric field along its x-axis. Therefore, C5 has to be the 
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resulting built-in voltage Vbi across the junction. Constants C6 and C7 can be easily found by 
applying the boundary conditions to potential equation. These conditions can be visualized by 














































Applying equations 2.11a, and 2.11b into equation 2.10, one finds the final expression for 
the electric potential across the junction. This expression is given by equation 2.12. 
 


















For 0 ≥ x ≥ -xp  
 
 
0 For -xp > x  
 
The depletion region width can then be found in the following way. The electric potential 



















Analyzing equations 2.13 and 2.9b, and recalling figure 2.1, it is easy to understand that 
if NA is much larger than ND, the penetration of the depletion region into the n-side of the 
junction is much larger than the penetration of the depletion region into the p-side of the 















Solving this last equation for the depletion width (W), one finds its expression that is 













2.2  SCHOTTKY CONTACTS 
 
Another situation that may occur is when a metal replaces one side of a p-n junction. 
Depending on the carrier concentration of the semiconductor, work function of the metal, and 
other parameters, it is possible to have a situation where the metal plays the role of an extremely 
highly doped side of the junction. 
 
The work function of a metal is defined as the energy necessary to remove an electron 
from the surface of this metal to free space. This energy level also specifies the upper-most 
energy state that is occupied by an electron in the metal. This definition can be visualized in 
figure 2.5. 
 
In the semiconductor side, for an n-type case, the conduction band is a region of energy 
where electrons have the possibility of occupation. The valence band is the next band below the 
conduction band where all states are already occupied by electrons. The Fermi level is defined as 
the energy of the topmost occupied level by an electron in the ground state of a semiconductor. 
The electron affinity of the semiconductor is defined as the energy difference between the 
topmost occupied state in the conduction band to the vacuum level. These definitions can be 




Figure 2.5: Work function of a metal. 
 
 
Figure 2.6: Conduction (EC), Valence (EV), Fermi (EF) levels, and Electron affinity (χ) of a 
typical n-semiconductor. 
 
When the metal is put into contact with the semiconductor, some electrons of the 
semiconductor jump to the metal to restore energy equilibrium and therefore the Fermi level 
moves down from the conduction band in the semiconductor. This situation is known as band 
bending and is illustrated in figure 2.7. The conduction and valence bands maintain their values 
at the interface of the two materials. Consequently the barrier height created from the metal to 
the semiconductor has to be the difference between the work function of the metal and the 
electron affinity of the semiconductor. A similar analysis can be carried out for p-type 
semiconductors to find that the barrier height is given by the barrier height of the n-type case 
subtracted from the band gap of the semiconductor. The barrier heights of n-type and p-type 
semiconductors in contact with a metal are given by equations 2.15a, and 2.15b. 
 
φbn = φ- χ (Eq. 2.15a) 






Figure 2.7: Band bending when a metal is placed in contact with a semiconductor for both cases 
p and n. 
 
The I-V characteristic of a Schottky contact should be the same as of a p-n junction, since 
there is a barrier potential from one to the other side of the junction. The only difference is that, 
in the case of Schottky contacts, the bands of the semiconductor are bent and the transition from 
one side to the other of the junction is more abrupt than in the case of p-n junctions. 
 
It is also important to note that there will always be a separation (δ) between the metal 
contact and the semiconductor bulk. In this case, for an n-type semiconductor bulk, equation 
2.15a has to be replaced by equation 2.16a. 
 


















−⋅−= 012 1 φq
E
cc g  
(Eq. 2.16c) 
 
In this last set of equations Eg is the bandgap of the semiconductor, Ds is the density of 
acceptor surface states, and φo is the energy level at the surface. The most valuable information 
provided by equation 2.16 is that in order to have the barrier height close to the ideal case (Eq. 
2.15a) the separation between the metal and the surface of the semiconductor has to be small. 
 
2.3 CAPACITANCE VS. VOLTAGE ANALYSIS (C-V) 
 
As stated before, in a p-n junction, due to the redistribution of charges, there is a region 
where charges are depleted. Considering a simple reverse biased p-n junction, i.e. applying a 
positive voltage to its n-side with respect to its p-side, there will be a region close to the interface 
where electrons and holes are removed, leaving immobile ions in the junction. These ionized 
atoms carry a significant space charge so that there is a resulting high electric field at the 
interface of the junction.  This region is called the depletion region due to its physical behavior. 
Since there is a redistribution of charges in this region and a voltage-dependent charge associated 
with the depletion region, there is also a capacitance associated with this junction.  
 
A model that describes the simplest form of a depletion region of a junction is given by 
figure 2.8. This model is similar and has the same geometry of a parallel plate capacitor, where 
each side of the junction behaves as a plate of the capacitor. Applying the Gauss equation to this 
model one finds a dependence of the total charge (Q) in respect to the electric field (E) given by 
equation 2.17a.  
 








Then calculating the line integral for the resulting electric field, one finds the total 














Solving equation 2.17b for the total charge Q and taking its derivative in respect to the 
total voltage V, one finds an expression for the junction capacitance at zero bias. Combining this 
last expression with equation 2.14b one finds the final expression for junction capacitance at zero 




















This derivation assumes that the edges of the depletion region are sharply defined as 
shown in figure 2.1, and that the voltage varies linearly across the junction. A more realistic view 
of the charge density assumes a smoother transition between the depletion region and the bulk of 
the materials. The error due to the difference between these two cases is given by two times the 










Two cases shall be analyzed. The first case is when the junction is subjected to a forward 
bias, and the second case is when the junction is subjected to a reverse bias. In the first case the 
p-side of the junction is polarized positively in respect to the n-side. As the absolute value of the 
voltage starts to go up, holes migrate from the p-side of the junction to the depletion region. In 
the same way electrons migrate from the n-side of the junction to the depletion region. As a 
consequence of this injection, ions in the depletion region are neutralized and its width is 
decreased. Since capacitance is inversely proportional to the width of the depletion layer, as 
shown in equation 2.17c, the capacitance of the junction is increased. 
 
In the second case, the n-side of the junction is made positive with respect to the p-side. 
As the absolute value of the voltage starts to go up, holes are extracted from the depletion region 
and migrate to the p-region of the junction. In the same way electrons are extracted from the 
depletion region towards the n-region of the junction. Therefore, more atoms are ionized in the 
depletion region and its width is increased. Again, since capacitance is inversely proportional to 
the thickness, the capacitance of the junction is decreased. This situation where the width of the 
depletion region varies with the applied voltage is visualized in figure 2.9 with a metal playing 




Figure 2.9: Depletion layer width and its ExK diagram at different polarizations. 
 
Considering the graphical analysis found in figure 2.9 and the additional term brought 
from the error in the charge distribution, the expression for the junction capacitance at an applied 
voltage is given by equation 2.18a. Combining this last equation with equation 2.17c, the 















































A plot of equation 2.18b is given by figure 2.10. It is observed in the figure that the 
capacitance tends to infinity for values of the voltage close to the built-in voltage. However, 
when approaches this limit, a high forward bias current flows through the junction, and the 
parallel plates capacitor model of the depletion is no longer valid. In figure 2.10 the dotted line 
shows the ideal behavior of equation 2.18b, whereas the solid line shows a more realistic 
behavior found in typical C-V measurements. Acceptable values of capacitance are found for 
values of voltage up to half of the built-in voltage [7]. 
 
A valuable piece of information that can be extracted from C-V curves is the carrier 
concentration of the analyzed material. It has been stated earlier in this work that when a heavily 
doped material is put into contact with a low-doped material, the carrier concentration (N) found 
in previous derivations is that of the low-doped material. This is exactly the case when a metal is 
put into contact with a semiconductor, as discussed previously in session 2.2. From equation 
2.18a it can be seen that the carrier concentration (N) of the semiconductor can be easily found 
by some mathematical manipulations. First, a plot of 1/Cj2 has to be taken. The region to be 
analyzed is the part of the curve situated between the breakdown voltage and half of the 
threshold voltage, where the small-signal model for the depletion region is valid. This plot is 




Figure 2.10: C-V plot of a typical semiconductor junction. 
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The slope of the curve can be extracted from the 1/Cj2 plot, this slope can be understood 
as the derivative of 1/Cj2 in respect to the applied voltage. Equation 2.19 shows how the carrier 


















































Another piece of information that can be extracted from this analysis is the built-in 
voltage. One can find an expression for the built-in voltage by manipulating equation 2.18a at a 



















Figure 2.11: Plot of 1/Cj2 versus voltage. 
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Applying the result of equation 2.19b into equation 2.20a one finds a more convenient 
form of expressing the built-in voltage. Equation 2.20b implies that it can be found in a simple 
manner. First the ratio of the intercept over the slope is found directly from the plot of (1/Cj2) and 

























All the analysis made up to this point consider a set of ideal conditions in the junction. 
The first assumption made was that the geometry of the depletion layer is of a parallel plate 
capacitor, and the voltage drop varies linearly across it. If the shape of the depletion layer is 
changed, or if the voltage drop varies in a different way, the Poisson equation and the Gauss 
equation have to be recalculated in order to find more appropriate expressions. Another 
assumption was that the model was entirely derived assuming that the capacitance and the 
resistance of the junction are frequency-independent. Also, the model derived assumes that the 
junction is free of interface-trapped charges, and the resistance of the contact is negligible 
compared to the resistance of the junction. 
 
An extension of C-V analysis is the deep level transient spectroscopy, or DLTS. A brief 
discussion of this technique is presented in Appendix E. 
 
2.3.1 EQUIVALENT ELECTRICAL CIRCUIT MODELING 
 
Up to this point, the models used were ideal. In this section, some additions are presented 
in order to find a more realistic model of a depletion layer in a junction. The first addition is the 
presence of the resistance of the contact.  A model that describes the depletion region in a 
semiconductor taking into account the presence of this series resistance is shown in figure 2.12 
[8]. In this model, (r) is the series resistance, which is found in series with the parallel of the 





Figure 2.12: Circuit model of a depletion region. 
 
The input impedance of this model is given by equation 2.21a. Manipulating this 
































The importance of expressing the input impedance as in equation 2.21b is that it 
represents a new circuit with an equivalent conductance in parallel with an equivalent 
capacitance. This model is shown in figure 2.13. In this new model, the equivalent conductance 
(G’) and the equivalent capacitance are given by equations 2.21c and 2.21d respectively. 
 
( ) ( )























The purpose of having an equivalent model as shown in figure 2.13 is that most of the 
commercial C-V analyzers can only measure a conductance in parallel with a capacitance. 
Therefore, when measuring a junction where the series resistance is significant, what one really 
measures is the circuit modeled by equations 2.21c and 2.21d. In these expressions C’ and G’ are 
the capacitance and conductance measured by equipment, whereas C and G are the real 
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capacitance and conductance of the junction. A plot of the measured capacitance against the test 
frequency is shown on figure 2.14. 
 
The importance of figure 2.14 is that a measurement of the real junction capacitance 
should be performed at low frequencies. Also, analyzing equation 2.21d, the product rG should 
be smaller than the unity. Otherwise, equation 2.21d has to be solved to find the junction 














This correction is only necessary when the series resistance has a very high value. In the 
cases where the product rG is smaller than the unity, and the frequency is small, equations 2.21d 
and 2.21e can be reduced to approximately C’=C. 
 
Equation 2.21d also shows that C-V measurements are strongly affected by frequency. 
Solving equation 2.19c assuming the measured capacitance given by equation 2.21, one finds the 
expression given by equation 2.22a. 
 































Figure 2.14: Typical plot of capacitance at a specific reverse bias versus frequency of a junction. 
 
Combining equation 2.22a with equation 2.19b, one finds an expression for the carrier 
concentration. This last expression is given by equation 2.22b. 
 

























Some important pieces of information can be extracted from equation 2.22b. The first is 
that the effective measured carrier concentration decreases as the test frequency is increased. 
Also, the real carrier concentration can be extracted from equation 2.22b when the test frequency 












If the product of the series resistance and the junction AC conductivity is made less than 
the unity, equation 2.22c reduces to the simple case where the measured carrier concentration 
tends to the real carrier concentration. A plot of the carrier concentration versus frequency is 
shown on figure 2.15. 
 
Based on equations 2.22b and 2.22c, in order to measure the carrier concentration of a 
material, one should take the measurement at low frequencies and have a product rG much 
smaller than the unity. Otherwise, equation 2.22b has to be solved for the real carrier 
concentration at a specific frequency. 
 
Another consequence of the presence of a series resistance is the frequency dependence 
of the built-in voltage. Combining equations 2.20a and 2.22b, one finds an expression for the 
measured built-in voltage. This expression is given by equation 2.23a. 
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If once again the product rG is made smaller than the unity, equation 2.23b reduces to the 
case where the measured built-in voltage tends to the real built-in voltage of the junction. 
 
2.3.1.1  INTERFACE TRAPPED CHARGES 
 
Another addition to the depletion region model is the inclusion of interface-trapped 
charges  (surface states). Shockley, among others, studied the existence of surface states 
occupying the forbidden band up to the Fermi level in semiconductors. In this study, Shockley 
shows that this occupancy of states in the forbidden band is due to an interruption in the 
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periodicity of the lattice of the semiconductor due to these surface states [9]. On clean surfaces 
of silicon, charge concentrations as high as the density of the surface atoms were found [9]. 
However, these charges could be completely neutralized by hydrogen annealing at 450oC for a 
short period of time. The occupancy of these surface states is free to move up and down within 
the forbidden band as the applied voltage is changed. The Fermi level, on the other hand, 
remains unchanged. At a specific applied voltage the occupancy of the surface states can be able 
to cross the Fermi level, causing a change in charge in the interface trap [6]. This variation of 
charges at an applied voltage causes an equivalent capacitance to appear.  
 
A more accurate model for a depletion region can be constructed taking this behavior into 
consideration. Assuming, in the previous model (Fig. 2.12), that the conductance tends to zero, 
and the series resistance is negligible, the interface-trapped charges can be incorporated to the 
model as shown in figure 2.16. 
 
 






Figure 2.16: Circuit model of a depletion region including surface states, and neglecting 
the series resistance and the junction conductance. 
 
In this model, RS and CS are the resistance and capacitance associated with the interface-
trapped charges, such that their product RSCS is defined as the interface-trap lifetime (τ). The 
input impedance of this model is given by equation 2.24a, which can be rearranged in a simpler 















































This last equation is the parallel of an equivalent conductance with an equivalent 

























As explained in the previous session, commercial capacitance meters measure the 
capacitance shown in equation 2.25d. This equation has to be solved for Cj in order to find the 
value of the real junction capacitance. 
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This model implies that, at the presence of surface states, a high frequency measurement 
has to be performed in order to eliminate the influence of these states in the computed 
capacitance. At sufficiently high frequencies, equation 2.21d reduces to approximately the 
junction capacitance, whereas at low frequencies, the C-V curve is shifted due to the presence of 
surface states. Physically, this implies that at high frequencies, the interface-trapped charges are 
unable to follow the AC signal, and therefore do not contribute significantly to the total 
measured capacitance. This behavior can be visualized in figure 2.17. Consequently, verifying a 
shift of the capacitance vs. voltage curve at several frequencies is a possible test to identify the 
presence of interface-trapped charges. 
 
As seen on figure 2.17 the effect of interface-trapped charges on the built-in voltage is 
strong, since more charges are required to generate a specific surface potential. Therefore a high 
frequency C-V measurement is favored when one is concerned about the built-in voltage.  
 
 





In summary, interface-trapped charges impose a lower limit in the frequency at which the 
measurement is performed, whereas the effect of a series resistance, as shown in the previous 
section, imposes an upper limit to this frequency. Correction factors can be used to adjust the 
measured values, as shown by equation 2.21e. Also, these nonideallities can be minimized if: 
 
i) The product of the series resistance and the junction conductance is much smaller 
than the unity, and the measurement of the capacitance is taken at very low 
frequencies; this way, the effects of the series resistance are minimized; 
ii) The measurement of the capacitance is taken at a sufficient high frequency so that 
the effects of the interface-trapped charges are minimized. 
 
In conclusion, the measurement of the capacitance of a junction presents a trade-off with 
respect to the probing frequency and experimental curves have to be measured in order to find 
the optimal measuring frequency. 
 
2.3.1.2  LOSS TANGENT 
 
One last figure of merit that has to be introduced is the loss tangent or dissipation factor. 
Making a phase analysis of the model described by junction conductance in parallel with a 
junction capacitance, one finds the diagram shown in figure 2.18. In this figure, Io is the current 
that flows through the junction, G is the conductance of the junction, ?  is the measuring 
frequency, C is the capacitance of the junction, Xj is the total impedance of the junction, and θ is 
the angle between the imaginary and the real parts of the junction impedance. 
 
The loss tangent is defined as the tangent of the angle θ. This tangent is also equal to the 

















The dissipation factor also says how good the junction capacitance is. In other words, in 
an ideal case, one would expect to have all the current Io to flow through the junction capacitance 
so that most of the previous formulations would be closer to the ideal case. However, the 
presence of a parallel junction conductance drains part of the current and makes the junction 
capacitance show a leaky behavior. This leaky behavior, in turn, can be found by the dissipation 
factor that says how big the reactance of the junction is compared to its conductance. Good 
values of the dissipation factor are usually smaller than 0.1 and are responsible for changes in 
accuracy of commercial capacitance meters. 
 
Another point to be evaluated is how the dissipation factor varies when the measured 
conductance and capacitance are frequency-dependent. This can be analyzed by combining 
equations 2.21c, 2.21d, and 2.26. The resulting expression is given by equation 2.27. 
 

















A typical plot of equation 2.27 is given by figure 2.19. This plot shows that as frequency 
increases, the dissipation factor decreases until a certain point of minimum. After this point, the 
loss starts to increase back again. Any measurement of the capacitance, therefore, should take 
this characteristic into consideration. To avoid any misreading in the measurement of 
capacitance, points of minimum of the dissipation factor should be chosen to guarantee the 
lowest losses possible. 
 
2.3.1.3  DIFFUSION CAPACITANCE 
 
The diffusion capacitance is an additional capacitance that appears in a depletion region 
when a small AC signal is superposed onto a DC signal. In order to find the expression for this 
capacitance, one can model this superposed signal as shown in equations 2.28a, and 2.28b. 
 
tjeVVV ω10 +=  (Eq. 2.28a) 
tjeIII ω10 +=  (Eq. 2.28b) 
 
 
Figure 2.19: Typical plot of loss tangent versus frequency of a junction. 
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In these expressions, V0 and I0 are the DC components of the applied voltage and current, 
whereas V1 and I1 are the AC components of the applied signal.  In a depletion layer, the density 
of p-type carriers is given by equation 2.29. In this expression, pn is the density of p-type carriers 
in the n-side of the junction, pno is the density of p-type carriers in the n-side of the junction at 













nn exp0  
(Eq. 2.29) 
 
Combining equation 2.28a and equation 2.29, one finds an expression for the density of 

























⋅= 010 expexp  
(Eq. 2.30) 
 
The same process can be carried out to find an expression for the density of n-type 
carriers in the p-region. From this equation it is clear that there is a term that depends only on the 
DC signal and a term that depends on the AC part of the signal. Substituting equation 2.30 in the 
continuity equation given by expression 2.31a, one finds a more complete expression for the 

































In these last two equations, Un is the electron recombination rate in the p-region, Jp is the 
hole current density, Dp is the p-type carriers diffusion constant, and tp is the hole lifetime. 
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Substituting these expressions into the Shockley equation given by equation 2.33a, one 
finds an expression for the current density that flows through the junction. This formula is given 






















































































In these last two expressions, L is the diffusion length, defined as the square root of the 
diffusion constant times the lifetime of the carrier. Equation 2.33b can be manipulated to find an 









This last equation represents a conductance in parallel with a capacitive reactance. At low 














































































Equations 2.35a, and 2.35b are also often found in the literature as the equations of 
diffusion conductance and capacitance [6]. One important thing that is noticed from these 
equations is that the capacitance and the admittance increase exponentially as the DC voltage is 
increased. Furthermore, these two elements are found in parallel with the standard conduction 
and capacitance of the depletion layer, as shown in figure 2.20. Therefore, the total capacitance 
is the depletion capacitance added to the diffusion capacitance, and the total conductance is the 
depletion conductance added to the diffusion conductance.  
 
This may lead to an inappropriate reading of the capacitance for DC values where the 
current that flows through the diode starts to be dictated by the Shockley equation. Also, the 
admittance starts to increase exponentially. This causes the previous models to have high losses, 
and the dissipation factor limits any reading of the junction capacitance.  
 
Another point that has to be observed is how the AC models of the diffusion conductance 
and capacitance vary with frequency. The expressions that govern their frequency-dependent 
model are somewhat difficult to derive, and a plot is usually the best way to visualize their 
behaviors. This plot of the diffusion capacitance and conductance versus frequency is shown on 
figure 2.21 [6]. 
 
In conclusion, the mathematical model used to calculate the expression of a junction 
capacitance consists of several nonideallities. Most of them can be modeled using an electrical 
circuit analysis, and in many cases can be minimized if certain conditions are obeyed. A model 
that incorporates all the imperfections seen in this chapter is shown on figure 2.22. Some of the 
conditions were already stated in session 2.3.1.1 such as having a small series resistance and 





Figure 2.20: Electrical circuit model of a depletion layer including a diffusion capacitance and 
conductance. 
 
Analyzing the model shown on figure 2.22, the diffusion capacitance and conductance 
should be small compared to the depletion capacitance and conductance. The last point to be 
analyzed is the dissipation factor that, as stated in the previous session, should be the minimum 
achievable and preferably smaller than 0.1. Table 2.1 gives a chart illustrating the points that 
have to be observed in any measurement related to the depletion region. 
 
 






Figure 2.22: Total electrical circuit model of a depletion region. 
 
Table 2.1: Points to be observed during measurements related to a depletion region. 
POINTS TO OBSERVE 
Series Resistance: Try to have product rG much smaller than the unity; 
Choose low frequencies and a point in the flat region of the 
frequency curve to avoid the frequency effects of the series 
resistance model; 
 
Minimum of dissipation factor gives the point of lowest losses. 
 
Interface States: Choose high frequency so that the states cannot follow the test 
signal. 
 
Diffusion Cap.: High frequency and large negative bias to avoid its additional 
influence. 
 
2.4 CURRENT VS. VOLTAGE ANALYSIS (I-V) ON PLANAR CIRCULAR STRUCTURES 
 
As shown before, in order to perform C-V measurements, some other important 
characteristics such as the breakdown voltage, threshold voltage, and the series resistance have to 
be known beforehand. This information can be extracted by plotting a current versus voltage (I-
V) curve of the device under analysis. Some of these points were already discussed, however, the 
sheet resistance and the specific contact resistance require further attention. 
 
When I-V measurements are performed on contact structures, the geometry of the contact 
has to be taken into account. Basically two kinds of geometries can be used: rectangular and 
circular. The former has the advantage of simplicity, however it has the disadvantage of leakage 
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currents flowing at the edges of the contact. In order to eliminate these spurious currents, one can 
either create a mesa structure to confine the current within the contacts, or use a circular 
geometry. 
 
A typical circular geometry for contacts is shown in figure 2.23. If this geometry is used, 
and a current flows through it, then the voltage drop between its contacts (dot and ring) is given 





















































































In equation 2.36, i0 is the current that flows through the contacts, RS is the sheet 
resistance of the conducting layer of the semiconductor, r0 and r1 are the radii of the dot and the 
ring as shown in figure 2.23, I0,  I1 and K0,  K1 are the modified Bessel functions of zero and first 
order, and LT  is a constant defined as in equation 2.37. Typical values for LT  are between a few 





L =  
(Eq. 2.37) 
 
In this last equation, RC is the specific contact resistance. If the radii r0 and r1 are at least 
four times bigger than the constant LT , the Bessel functions can be approximated by unity [12]. 



































A plot of equation 2.38 as a function of the separation between the dot and the ring is 




Figure  2.23: Circular contact geometry. 
 
Based on equation 2.38 one can use a least square fitting routine to obtain the sheet 
resistance and the constant LT . Having a value for the constant LT  and the sheet resistance one 
can easily find the contact resistance by using equation 2.37. 
 
 
Figure 2.24: The voltage drop between contacts as a function of their separation.  
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Chapter 3 – Experimental Procedures 
 
3.1 MASKS DESIGN 
 
The first step in the creation of contacts to a specific material is the design of the mask 
that contains the structures that compose the contacts. The mask works as an image of the 
structures that are transferred to a photoresist and later delineated on a metal. For the current 
study the masks used consisted of two layers, one for Ohmic contacts, and a second for Schottky 
contacts. Therefore, beyond the contact structures, the masks also contained alignment 
structures. Furthermore, since the gallium nitride samples in this study did not have a conductive 
backside, circular coplanar structures were chosen to create the contacts. 
 
The first mask design was based on the circular geometry proposed by several authors 
[11][12][13][18][19]. This mask was composed of two layers. One layer contained dots of 
several radii, ranging from 140µm to 210µm [17][19]. Also on the first layer there were dots 
with the same radii surrounded by rings of 250µm of radius, four sets of concentric rings with 
radii of 100, 120, 180, 250 and 330µm, and four Van der Pauw structures. Layer two only 
contains rings with 250µm of radius and 100µm of thickness. The second layer can be used for a 




Figure 3.1: First mask design. 
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The first mask layout presented a problem. Although there were appropriate structures to 
create Ohmic and Schottky contacts on it, if one used the dots as Schottky contacts, then the 
ring-dot structures that were supposed to be Ohmic also become Schottky. Also, Schottky 
contacts with different areas showed a strange behavior in C-V measurements. This phenomenon 
will be discussed further in the next chapters. 
 
In order to compensate for the problems of the first mask and have more structures to test 
the phenomenon of the area of the Schottky contact, a second mask was devised. This second 
mask also consisted of two layers. The first layer contained rings with different sizes with the 
same thickness (100µm). Also, on the first layer there were two sets of dot-ring structures to 
create Ohmic contacts. In these dot-ring structures, all the rings were 100µm thick and separated 
from the dot by 40µm. The inner dots in these dot-ring structures had radii of 50, 100, 150, 200, 
and 250µm. 
 
The second layer only contained dots of different radii that could be use to create 
Schottky contacts. When both layers are combined, a pattern is created. From top to bottom, the 
separations between the ring and the dot are 20, 50, 60, 80, and 100µm respectively. Also, from 
left to right, the radii of the dots are 250, 200, 150, 100, and 50µm respectively. This mask 
design is shown on figure 3.2. There are in both masks identifier texts to show the radii of the 




Figure 3.2: Second mask layout. 
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3.2 PREPARATION OF Si SAMPLES 
 
With the masks designed, the image of the contact structures needs to be transferred to 
the material under study. This is done following a certain procedure that consists of a set of steps 
necessary to clean its surface and create the appropriate contacts on it. A flow diagram of these 
steps is shown in figure 3.3. As seen on this diagram, the sequence starts with a basic cleaning 
followed by a photoresist patterning and metallization. A lift-off step is necessary to delineate 
the desired structures on the deposited metal, and a solvent cleaning is performed to prepare the 
sample for a second metallization. If a double metallization is necessary, the steps following 
photoresist patterning are repeated. 
 
 




The first step in processing a piece of silicon is to clean it. The standard chemical used to 
clean silicon is Summaclean [20]. In order to clean the wafer of silicon, a beaker is filled with 
summaclean and heated in a hot plate up to a temperature between 50oC and 60oC. This is a 
Corning explosion proof PC-35 hot plate located in the acid hood. The temperature of the 
solution is measured by stirring the solution with a thermometer, dipping the thermometer down 
to the middle of the beaker, and waiting for a few seconds until the thermometer reaches thermal 
equilibrium with the solution. The thermometer never touches the bottom of the beaker to avoid 
misreading. When the temperature reaches the specified range, the sample is immersed for 30 
minutes into the solution using a pyrex holder.  
 
After the piece of silicon is cleaned with Summaclean it is necessary to do a cleaning 
with de-ionized (DI) water to remove the previous chemical from the surface of the silicon piece. 
The DI water should have a resistivity higher than 18MΩ-cm and the rinsing is performed in a 
new beaker with flowing DI water for 5 minutes. 
 
In order to remove the water from the surface of the silicon piece, first it is blown dry 
with a nitrogen gun. Then, the sample is placed on a hotplate previously heated at 110oC for one 
minute. This is a Thermolyne 560G explosion proof hot plate located in the solvent hood. This 
step is performed to make sure that the surface of the sample is free of water. 
 
A summary of the cleaning used for silicon samples is shown on table 3.1.  
 
Table 3.1: Preparation process of silicon samples. 
Step Chemical Condition Duration 
I Summaclean Between 50o and 60oC 5 min 
II DI Rinse Rinse 5 min 
III Dehydratation Hot Plate at 110oC 1 min 
IV Photoresist Patterning 





Once the sample is dry, it has to be coated with photoresist. First, the wafer is placed on 
the spinner and vacuum is generated to hold the wafer to the spinner. Then, the photoresist 
AZ5214 is loaded into a new pipette and it is dropped on the center of the wafer until two thirds 
of its surface is coated. A Solitec Controller is used to spin the wafer.  
 
The spread time is set to 2 seconds, the spinning time is set to 30 seconds, the ramp 
settings are 038 and 132, and the spindle speed is 3.95 Krpm (dial shows 473). With these values 
set on the controller, the wafer spins to create a 1-micron thick film of photoresist on the surface 
of the sample. 
 
After the film of photoresist coats the silicon pieces, a pre-baking is necessary to promote 
the adhesion of the photoresist to the pieces. Also, it removes gases from the film and prevents 
outgassing during the sputtering or evaporation in a high-vacuum chamber. This pre-baking is 
performed on a previously heated hotplate at 100oC for one minute. This is a Thermolyne 560G 
explosion proof hot plate located in the photoresist hood. 
 
After the pre-baking, the patterns are transferred to the sample. This is done in an M1 
Infrared Mask Aligner using an Optical Associates Inc. Intensity Control System Model 783. 
The lamp used in the aligner is a deep UV mercury-xenon lamp with a wavelength filter of 
365nm that produces power density of 12mW/cm2.  
 
The mask, which is chrome on soda lime, is aligned with the sample and the pressure is 
increased until the display indicates 3 Lb/in2 between the sample and the mask. Then, the sample 
is exposed to ultraviolet light. In the case of the 5214 [23] photoresist and using a soda lime - 
chrome mask, the optimal exposure time found was 8 seconds. This first exposure transfers the 
normal positive image to the photoresist. 
 
The next step for this photoresist is the post-baking. This step is necessary to change the 
photoresist into the image reversal configuration. The post-baking lasts 45 seconds on a hotplate 
previously heated to 100oC. This is the Thermolyne hot plate located in the acid hood. 
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A flood exposure is then performed. The flood exposure is a maskless exposure of the 
sample coated with photoresist to UV. This exposure increases the contrast of the images on the 
photoresist. This last exposure was determined to be optimal at 45 seconds for the 5214 
photoresist on the same aligner. 
 
Once the sample has been flood exposed, it can be developed. The recommended solution 
for development of this photoresist is 1.2 units of water for 1 unit of AZ300K developer. The 
development is performed holding the wafer with tweezers and stirring it in the solution until the 
clear field is completely exposed. This usually takes 30 seconds. However, the development 
duration is determined by inspecting the clear field of the sample being developed. After the 
clear fields are completely visible, the wafer is stirred in DI water for one minute to remove the 
developer from its surface. 
 
After the patterns are developed, the wafer is blown dry with a nitrogen gun. Then, the 
wafer is dipped into a solution of hydrofluoric acid (100:1 DI water:HF) for 30 seconds to 
remove the native oxide from its surface. Then the sample is rinsed with flowing DI water for 5 
minutes. The sample is again blown dry with a nitrogen gun and is immediately loaded into a 
high vacuum chamber for metallization. 
  
The sputtering station used in the process is a CVC610. Sputtering conditions are 
different for different applications. Typical sputtering settings used for the contact metallization 
in this work are shown in shown in table 3.2. 
 
Once the metal is sputtered on the surface of the sample, the excess metal has to be lifted-
off. This step is performed in a Branson ultrasonic bath model 1210. The wafer is placed in a 
beaker full of acetone. Note that the quantity of acetone has to be enough to avoid saturation of 
the solution. Then the wafer is ultrasonically agitated in the bath until complete removal of the 
excess metal. The duration of the lift-off is determined by inspection of the sample. However, the 
lift-off process is never intermitted to avoid re-deposition of the metal. A typical lift-off time is 
approximately one minute. 
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Table 3.2: Typical sputtering conditions. 
Chamber pressure < 9x10-7 Torr 
Argon pressure ~6 mTorr 
Argon flow ~88 sccm 
Power (set) 0.1KW 
Voltage (measured) ~460V for Pt 
~515V for Al 
~430V for Cr 
Deposition time 2 minutes cleaning (4 minutes if the target 




A degreasing step is performed to prepare the sample for a new metallization. The sample 
after lift-off is not attached to the wafer any longer, and is placed in a beaker full of acetone. This 
beaker stays heated at a temperature within the range of 40-50oC for five minutes. This is done 
on an explosion proof hot plate in a metal (fireproof) hood. The sample is blown dry with a 
nitrogen gun and then placed in another beaker full of methanol. This beaker stays heated at a 
temperature within the range of 40-50oC for 5 minutes and then the sample is blown dry again.  
The temperature should be maintained constant within the specified range in order to avoid 
boiling of the substances and further problems. 
 
3.2.1 METALLIZATION OF Si SAMPLES 
 
An appropriate choice of metals has to be made in order to create Ohmic and Schottky 
contacts to silicon. All the silicon wafers used in this work were p-type. For silicon the bandgap 
is 1.12eV, and the electron affinity is 4.05eV. Applying these values to equation 2.15b and 
solving it for the work function, one finds it to be 5.17eV. A metal having a work function close 
to this value would produce a good Ohmic contact to silicon. Aluminum was the metal chosen to 
create the Ohmic contacts. Once the metal was deposited and patterned, it was annealed at 450oC 
for 5 minutes. Specifically in the case of p-type silicon, the annealing step is responsible for 
creating a linear graded junction between silicon and aluminum, allowing a smooth transition 
between them and a good Ohmic contact. 
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Contrary to Ohmic contacts, when creating Schottky contacts one is interested in creating 
a reasonable barrier heigth. Solving again equation 2.15b for the work function, assuming a 
barrier height bigger than zero, one finds the work function to be smaller than 5.17eV. The metal 
chosen was chromium, since its work function is 4.6eV and it is a common material. The barrier 
height is then found to be 0.57eV for this metal. 
 
3.3 PREPARATION OF GaN SAMPLES 
 
The preparation of gallium nitride samples, similarly to the preparation of silicon 
samples, consists of a set of steps necessary to clean its surface and create the appropriate 
contacts to it. A flow diagram of these steps is shown in figure 3.4. As seen on this diagram, the 
sequence starts with a basic solvent cleaning followed by an acid dip, a photoresist patterning, 
and metallization. A lift-off step is necessary to delineate the desired structures on the deposited 
metal, and a solvent cleaning is performed to prepare the sample for a second metallization. If a 
double metallization is necessary, the steps following photoresist patterning are repeated. 
 
The first step in processing a sample of gallium nitride is to clean it to remove surface 
impurities and contaminations that may compromise the quality of the future structures. A 
solvent cleaning is usually the first step in processing semiconductors. The sample is first dipped 
in a warm solution of a solvent for a few minutes, and then ultrasonically agitated in another 
solution of the same solvent for a few more minutes [13][14]. This process is then repeated for 
each of the solvents in the process. In each step of the solvent cleaning process, the tweezers and 
holders are cleaned with the solvent of the corresponding step and then blown dry. 
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Figure 3.4: Flow diagram of preparation of gallium nitride samples. 
 
The first cleaning step is made with trichloroethylene (TCE) [13][14][16]: A beaker is 
filled with TCE and heated at a temperature between 40oC and 50oC. The temperature of the 
solution is measured by dipping the thermometer down to the middle of the beaker and waiting 
for a few seconds until equilibrium of temperature is reached between the thermometer and the 
solution. The thermometer never touches the bottom of the beaker to avoid any misreading. The 
sample stays in the solution for five minutes after the solution reaches the desired range of 
temperature. The sample is then blown dry and another beaker is filled with new TCE. The pyrex 
holder used to handle the sample is cleaned with de-ionized water (DI) for one minute, blown 
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dry with a nitrogen gun, and then stays in a furnace at 130oC for one minute for a complete 
removal of the water.  
 
The sample is loaded back in the holder and goes to the TCE solution. The beaker is then 
placed in an ultrasonic bath and is agitated for 5 minutes. As a final step the sample is removed 
from the holder with clean tweezers and blown dry with nitrogen.  
 
Once the sample is cleaned with TCE it is cleaned with acetone [13][14][16]. This step is 
virtually the same as the TCE clean, except the solvent used is acetone in every stage. Following 
the cleaning with acetone, the sample is cleaned with methanol with the same procedure used for 
acetone above [13][14][16].  
 
An HCl (hydrochloric acid) dipping is included in this cleaning process with the aim of 
striping the native oxide from the surface of GaN that is not usually removed with standard 
solvents [13][14][16]. The sample is dipped into a beaker full of HCl for five minutes at room 
temperature.  
 
After the sample is cleaned with HCl it is necessary to do a cleaning with DI water to 
remove the acid from its surface and to avoid contamination of chlorine [13][14][15][16][17]. 
This rinse is performed in a dedicated beaker with flowing DI water for 5 minutes. 
 
In order to remove the water from its surface, the piece is rotated in a spinner for one 
minute. This is preferable performed while blowing it dry with a nitrogen gun in order to 
perform it more quickly and more uniformly. Whenever the spinner cannot accommodate small 
pieces, they are mounted on a wafer of silicon. The wafer is placed on a hotplate previously 
heated at 100oC. Next, wax (Quick Stick 135, composed of Ethylene Glycol and Phtalic 
Anhydride [21]) is melted on its top surface. The sample piece is then placed just above the 
region that contains the melted wax on the wafer. The sample is just dropped and is not pressed 
to avoid any damage of the structures or contamination of the surface. Finally, the wafer is 
removed from the hotplate and after one minute the wax solidifies and glues the sample to the 
wafer.  
52 
Once the sample is cleaned and dry, it is coated with photoresist . This step is similar to 
that performed for silicon wafers. The only difference is the way the photoresist is deposited on 
the sample. First, the wafer is placed on the spinner and vacuum is generated to hold the wafer to 
the spinner. Then, the photoresist is loaded into a pipette and it is dropped on the center of the 
sample until it flows out the sample towards the wafer. This assures that the small samples are 
completely coated and the film thickness is uniform. The remaining steps of the photoresist 
patterning are exactly the same as that performed for silicon wafers. 
 
After the patterns are developed, the sample is blown dry with a nitrogen gun. The 
sample is then dipped into a solution of hydrofluoric acid (1:100 HF:DI water) for 30 seconds to 
remove the native oxide from its surface [15][16][17]. Next the sample is rinsed with flowing DI 
water for 5 minutes. The sample is again blown dry with a nitrogen gun, and it is immediately 
loaded into a high vacuum chamber. The metallization is then performed exactly as for the 
silicon wafers. 
  
The lift-off of the excess metal is the same performed for silicon wafers. However, if the 
sample was glued to a wafer with wax, then it is separated from the wafer, since the wax in use is 
soluble in acetone. The sample is detached from the silicon wafer by heating it on a hotplate and 
pulling the sample with clean tweezers.  
 
As for silicon wafers, the GaN samples have to be degreased prior to a new metallization. 
The sample placed in a beaker full of acetone. This beaker stays heated at a temperature in the 
range of 40-50oC for five minutes. The sample is then blown dry with a nitrogen gun and then 
placed in a beaker full of methanol. The beaker once again stays heated at a temperature in the 
range of 40-50oC for 5 minutes and then blown dry again. A summary of the cleaning used for 







Table 3.3: Preparation process of GaN samples. 
Step Chemical Condition Duration 
I TCE Warm 5 min 
II TCE Bath 5 min 
III Acetone Warm 5 min 
IV Acetone Bath 5 min 
V Methanol Warm 5 min 
VI Methanol Bath 5 min 
VII HCl Dip-RT 5 min 
 
 
3.3.1 METALLIZATION OF GaN SAMPLES 
 
An appropriate choice of metals has to be made in order to create Ohmic and Schottky 
contacts to gallium nitride. All the GaN samples used in this work were unintentionally doped n-
type. According to table 1.1, the bandgap of GaN is 3.4eV. The electron affinity of GaN is 4.1eV 
[17]. Applying these values to equation 2.15a and solving it for the work function, one finds the 
root of the equation to be 4.1eV. A metal having a work function close to this value would 
produce a good Ohmic contact to this semiconductor. The metal chosen was aluminum [13] [17] 
that has a work function of 4.5eV. While not the best metallization alternative to achieve Ohmic 
contacts on n-type GaN, Al was chosen due to its process simplicity that only involves a  
deposition. The resulting barrier height is 0.4eV. This small barrier most of the time does not 
compromise the quality of the Ohmic contact. In cases when a Schottky behavior is observed, a 
rapid thermal annealing (RTA) can be performed at 900oC for 5 minutes [13][14]. This step was 
not needed or used in the current study. 
 
As stated before in the case of silicon, when creating Schottky contacts one is interested 
in obtaining a reasonable barrier heigth. Solving again equation 2.15a for the work function, 
assuming a barrier height bigger than zero, one finds the work function to be bigger than 4.1eV. 
The metal chosen was platinum [16][17]. The work function of platinum is 5.65eV [16], and is 







Once the contacts are created on the surface of the semiconductor, they need to be 
measured to ensure their quality is good, and extract information such as I-V (current vs. voltage) 
and C-V (capacitance vs. voltage) from them. In order to measure I-V and C-V characteristics of 
semiconductors, two main pieces of equipment are used. These instruments are interfaced to a 
computer via GPIB using LabView. One instrument is a Multi – Frequency LCR Meter 
(HP4275A), and the other is a pA Meter / DC Voltage source (HP4140). The former is used to 
measure the capacitance of the device under test (DUT), and the latter is used as a bias source for 
C-V measurements, and as a system to take the I-V characteristic of the DUT. 
 
3.1.2 INSTRUMENTATION FOR C-V MEASUREMENTS 
 
The LCR meter has four probes, High Potential (HPOT), Low Potential (LPOT), High 
Current (HCUR), and Low Current (LCUR). Every probe is shielded to ground. During its 
operation, the HP4275A applies an AC signal (OSC) to the sample through HCUR and ground. 
Added to this signal there is a bias voltage provided by the HP4140. Then probes HPOT  and LPOT  
measure the voltage drop along the DUT, whereas the current through DUT is measured by 









In the front panel of the HP4275A, one-meter long coaxial cables are connected to the 
four connectors. These four cables are then connected to a probe station where the DUT is 
placed. In the probe station housing and from about 10 centimeters from the DUT, HCUR and 
HPOT  are shorted together, and a mini coax cable labeled “High” is connected between this short 
and the DUT. The same way, LCUR and LPOT are shorted together and a mini coax cable labeled 
“Low” is connected between this short and the DUT. Also, both shields and the substrate holder 
are connected to the ground. This configuration is also the setup recommended by the 
manufacturer of the equipment for high impedance measurements. Figure 3.6 shows the general 
connections among the HP4275A, the HP4140A, and the probing station. This figure as shows 
the specific grounding locations and where the cables are shorted inside the housing. 
 
The test signal applied by HP4275 can be changed over a broad frequency range and 
voltage. The minimum and maximum AC voltages are 1mV and 1V RMS respectively, and the 
minimum and maximum frequencies are 10KHz and 10MHz respectively. The typical value for 
the test voltage (OSC) is 100mV, and the test frequency is changed according to the nature of 













When cables are connected to the instruments, parasitic capacitances, impedances and 
inductances are introduced in the measurement and their effect must be canceled. The HP4275a 
provides a procedure to cancel these parasitic components. First the bias voltage has to be turned 
off (back of the equipment), and the test voltage level has to be turned all the way clockwise to 
the highest test voltage. Then the ends of the two cables (High and Low) have to be in the 
approximate position in which they will be during the measurement but not touching each other. 
When the cables are in this open-circuit condition, “zero open” is pressed (front of equipment). 
The HP4275 then performs tests over all working frequencies and the equipment is ready for the 
second calibration. Now with the two ends shorted in a position close to their measurement 
position, “zero short” is pressed (front of equipment). Again the HP4275 performs tests over all 
working frequencies. With the completion of this procedure, the equipment nulls the parasitic 
contribution of the cables, and is ready to take measurements. This must be done each time the 
cables or probes are moved or samples changed. 
 
For measuring metal contact characteristics the first thing to be verified is the kind of 
contact under measurement. For Ohmic contacts there is no specific contact configuration, and 
the probes can be placed in any order on the contacts. For Schottky contacts on the other hand, 
one needs to know which metal is the anode (positive) contact and which is the cathode 
(negative) contact. A simple rule is to verify what type the bulk is and which metal behaves as 
the Ohmic contact.  
 
The Ohmic contact assumes the type of the bulk because ideally there is no voltage drop 
in an Ohmic contact. The Schottky contact, on the other hand, assumes the inverse polarity of the 
bulk because of the redistribution of charges as discussed in the previous chapter. For instance, if 
a particular bulk is n-type, aluminum forms an Ohmic contact, and platinum forms an Schottky 
contact to it, then aluminum behaves as the n-side of the junction, and platinum behaves as the p-
side. Figure 3.7 illustrates one example of configuration of the probes on the device under test. 
 
Once the polarities of the contacts have been determined, the probes have to be placed 
accordingly. The “high” probes have to touch the positive side of the junction, and the “low” 
probes have to touch the negative side of junction. 
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The dissipation factor is an important piece of information that provides the reactive part 
of the circuit divided by the impedance part of the circuit. As described in Chapter 2, the 
dissipation factor indicates how well the parallel circuit model applies to the device under test. 
Prior of taking C-V curves and extracting information from them, one should take a 
measurement of the dissipation factor vs. frequency. This curve says how the loss tangent 
changes with frequency and therefore at what frequencies the equipment produces a reading that 
best represents the physical properties of DUT. It is recommended by the manufacturer of the 
HP4275 that the dissipation factor should be less than 0.1 for an accuracy of ±0.1%. The 
accuracy of the C-V measurement is proportional to 1+D2 for values of the dissipation factor 
bigger than 0.1. Therefore, the minimum of the curve of dissipation factor vs. frequency can be 
found, and measurements of capacitance at this frequency should produce results with the 
highest accuracy. This is especially important when measuring the built-in voltage, since the 
value of the capacitance at zero bias is necessary for this measurement. 
 
When taking C-V measurements, one is interested in the region between the breakdown 
voltage and the threshold voltage of the device as discussed in session 2.3. Therefore, the probes 
should be configured as discussed, and the applied voltage should stay between these two values.  
 
 






A program written in LabView executes the control of the measurement. This program is 
listed in appendix 6.2. In this program, one enters the initial value of the applied voltage, the 
final value, and the voltage step. Also, the user has the flexibility of setting the frequency of the 
test voltage (OSC) and the delay between two capacitance readings. The default delay used in the 
program is 500 milliseconds. Power is then pressed on, the program is run, and the on/off key on 
the LabView program is switched on. The program returns the value of capacitance for every 
applied bias as well as a plot of capacitance vs. voltage and a plot of 1/C2 vs. voltage.  
 
Once the program finishes taking a measurement, the user has the option to save the 
measurement in a dialog box. This file contains one column for the applied voltage, one column 
for the capacitance corresponding to that bias voltage, and a column for the dissipation factor 
(D).  
 
This file is imported into a graphics manipulator program such as Sigma Plot. A 
capacitance vs. voltage is plotted in order to determine whether the measurement produced a 
valid result. Then, 1/C2 is plotted against the applied voltage. This plot should produce a straight 
line as shown by equation 2.19a. From this plot, two pieces of information are extracted: the 
slope of the curve, and the intercept point of the curve to the capacitance axis. 
 
These two data are then used in a program written in C language (Appendix C) to 
determine the carrier concentration, built-in voltage, and depletion width. The program first asks 
for the radius of the dot that was measured. With this information it calculates the area of the dot. 
The program then asks for the substrate. According to this information the program uses the 
appropriate dielectric constant. The next two pieces of information needed are the slope and the 
intercept of the 1/C2 plot. 
 
The program applies equation 2.19b to calculate the carrier concentration, 2.20b to 





3.1.3 INSTRUMENTATION FOR I-V MEASUREMENTS 
 
The HP4140A has three connectors. There are two power supplies VA and VB, and a 
current meter I. For C-V measurements it is only necessary to connect VA to the bias input of 
HP4275, whereas for I-V measurements the configuration is quite different. 
 
When taking I-V measurements, one is interested in applying a voltage to the DUT and 
measures the resulting current. Therefore, a standard configuration for the HP4140A is to 
connect one end of the DUT to VA and its other end to IHIGH. Also, ILOW is connected to ground 
to close the circuit. This configuration can be seen in figure 3.8. The connection between the 
HP4140A and the probing station is shown in figure 3.9. 
 
For I-V measurements, only the HP4140A is necessary. VA connector is a coax, whereas 
the current cable is a triax as shown in figure 3.9. The shields are grounded and shorted to ILOW 
at a microprobing station. Attention is taken to warm up times. As recommended by the 
manufacturer, the equipment should warm up for at least one hour prior to any measurement. 
 
The configuration of the probes is as specified for C-V measurements. The potential 
probe VA is connected to the positive side of the junction, whereas the IHIGH terminal is 
connected to the negative side of the junction. The measurement is taken at any range of voltages 
as desired. Attention should be taken to the corresponding current in order to maintain it within 








Figure 3.9: General connection between HP4140A and the probing station. 
 
A program written in LabView executes the control of the measurement. This program is 
listed in appendix 6.1. In this program, one enters the initial value of the applied voltage, the 
final value, and the voltage step. Power is switched on, the program is set to run and the on/off 
key is switched. The HP4140A measures a corresponding current at each voltage point, and a 
plot of current vs. voltage is shown on the screen of the computer. Also, a logarithmic plot of the 
current vs. voltage is displayed so that the user can visualize more detailed differences in the low 
current portions of the plot. At the end of its execution, the program opens a dialog window that 
allows the user to save the I-V characteristic of the device under test. 
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After the I-V file is saved, a graphics manipulator program is used to analyze the data. As 
shown by equation 2.4, the series resistance can be extracted directly from the I-V plot. Also, it 
is possible to estimate the built-in and the breakdown voltages as stated in chapter 2. In the case 
when Ohmic circular planar structures are being measured, equation 2.35 is used to calculate the 
specific contact resistance and the sheet resistance of the material. The resistance of a set of dots 
are measured from their I-V curves and then are fit with their separations between the their dots 
and rings into equation 2.35.  
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A theoretical framework was detailed in Chapter 2 for a set of measurements such as 
sheet resistance, specific contact resistance, capacitance, built-in voltage, and carrier 
concentration. The experimental procedures and instrumentation setups necessary to perform 
these measurements were discussed thoroughly in the previous chapter. Using the framework 
developed in Chapter 2 in combination with the instrumentation techniques discussed in Chapter 
3, some samples were measured to compare the theoretical predictions with real measured 
values. Prior the processing of highly resistive samples, a wafer of gallium arsenide with high 
carrier concentration and low bulk resistivity was processed to check a situation close to the ideal 
case where the series resistance is small. The results found for gallium arsenide are presented on 
Appendix D. 
 
4.2 SILICON TEST SAMPLE 
 
In order emulate the behavior of highly resistive materials such as unintentionally doped 
n-type gallium nitride, a sample of silicon with low carrier concentration was processed. This 
sample was a 3-inch diameter, (100) orientation silicon wafer, boron doped, nominal carrier 
concentration between 6.3x1014cm-3 and 1015cm-3, and nominal resistivity between 14Ω-cm and 
22Ω-cm. The sample was cleaned and prepared as described in section 3.2. The Ohmic contact 
was alloyed aluminum, and the Schottky contact was chromium. The second mask design (fig. 
3.2) was used to pattern the contacts.  
 
4.2.1 RESISTANCE MEASUREMENTS 
 
The first measurement performed on this sample was an I-V analysis of five Ohmic 
contacts to extract the sheet resistance, and the specific contact resistance of the material. The 
five contacts measured were composed of Ohmic rings and dots. All the rings were 100µm wide 
separated by 40µm from the dots. The radii of the dots were 250µm, 200µm, 150µm, 100µm, 
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and 50µm. I-V curves were taken for each of these structures, and the total resistances were then 
extracted directly from these curves by a fitting routine over the linear range of the curve.  
 
Figure 4.1 shows the measured I-V curves, and the total measured resistances are shown 
in table 4.1. These curves saturate above 0.01A. This happens because this is the maximum 
current the HP4140A can handle. 
 
Table 4.1: Total resistance versus radius of five Ohmic contacts on silicon. 







The values of resistance from table 4.1 were then fit with equation 2.38 to find the sheet 
resistance and the specific contact resistance. Figure 4.2 shows a plot of this fit. The values 
found for the sheet resistance and specific contact resistance were 2.8KΩ and 2.25x10-2 Ω-cm-2 
respectively. The constant LT  in this case was 28.3µm. Since it is approximately 9 times smaller 




Figure 4.1: I-V curves of five Ohmic contacts on Si. 
 
 
Figure 4.2: Fitting of resistance versus dot radius on Si. 
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4.2.2 SCHOTTKY MEASUREMENTS 
 
Following the I-V measurements on Ohmic contacts, a second set of I-V measurements 
was taken on Schottky contacts to verify their proper behavior. Four contacts were measured. All 
of them had a 100µm wide Ohmic ring, a Schottky dot with 250µm or radius, and separations of 
20µm, 50µm, 60µm, and 100µm between the dot and the ring. The plots of the log I-V and linear 
I-V for one representative contact (20µm separation) are shown on figures 4.3 and 4.4. As 
expected, the saturation current was very small. In this case it was smaller than 10-7A. 
 
 




Figure 4.4: Saturation current of a 250µm dot with 20µm of separation on Si. 
 
4.2.3 LOSS TANGENT 
 
One of the most important pieces of information that can be extracted from a Shottky 
contact is the junction capacitance. With the junction capacitance, as demonstrated in Chapter 2, 
it is possible to determine some important parameters such as the built-in voltage of the junction, 
and the carrier concentration of the material.   However, before any measurement of capacitance 
takes place, one should first analyze how the loss tangent of the DUT changes with frequency. 
Also, as stated in table 2.1, the frequency should be reasonably small, and the capacitance has to 
be measured in the flat region of the capacitance versus frequency curve.  
 
The first point to be analyzed, the loss tangent, is the ratio of the capacitive reactance to 
the parallel resistance of the junction. The loss tangent says how leaky the capacitance is, and 
how accurate the measurement can be. Remembering equation 2.27 from Chapter 2, the expected 
shape of the loss tangent versus frequency should have a distinct minimum of frequency where 
the measurements produce a more accurate capacitance reading. The dissipation factor was then 
measured against frequency at no applied bias. A representative plot, obtained from the same 
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structure (250µm dot with 20µm of separation between the dot and the ring), is shown in picture 
4.5. 
 
It can be observed from the graph that the loss tangent changes with frequency as 
predicted in Chapter 2. At low frequencies, the 1/ω term in equation 2.27 is dominant and the 
corresponding shape is a hyperbola. As the frequency starts to increase, the capacitance 
decreases, the conductance increases, the quadratic term in equation 2.27 therefore increases, and 
as a consequence the curve of dissipation factor reaches a minimum and starts to bend back to 
bigger values. The frequency at which the loss tangent reaches its minimum is the frequency that 
has to be used in further measurements of the capacitance in order to obtain reliable and accurate 
capacitance readings. Another option is to measure the dissipation factor at each applied bias and 
then use equation 2.21e to find the value of the real depletion capacitance at a specific frequency. 
This last alternative, however, does not take into account the accuracy of the measurement. 
 
 




4.2.4 DEPLETION CAPACITANCE AT ZERO BIAS 
 
Following the criteria necessary to perform a reliable measurement of capacitance, the 
depletion capacitance has to be analyzed in the case where there is no bias applied. This situation 
is particularly important for the case where one is interested in calculating the built-in voltage of 
a junction. In order to perform such measurement, the depletion capacitance at zero bias is an 
essential piece of information. 
 
As discussed in section 2.3.1 and shown on figure 2.22, the measured junction 
capacitance is approximately flat at low frequencies, but has a decay shape as the frequency is 
increased. Also, equation 2.21c and figure 2.29 show that the total junction conductance 
increases as the frequency increases, and this in turn contributes to the increase of the loss 
tangent. Therefore the measurement of the capacitance has to be taken in a flat region of these 
two plots so that the frequency-dependence of the capacitance and conductance do not dominate 
the measurement. The plots of the measured capacitance and conductance as functions of the 
frequency of a representative contact (250µm and 20µm of separation) are shown on figures 4.6 
and 4.7. It can be seen for this sample that points between 10KHz and 1MHz should produce the 
most reliable measurement. Also, the product rG can be calculated for the worst case when r = 
128.22Ω as given on table 4.1, and G = 5x10-4Ω-1. The product rG calculated in this case was 
0.064 (<< 1) and therefore the measurements should not be affected by the series resistance. 
Applying these values of the series resistance and parallel conductance to equation 2.21 and 
using a frequency of 1MHz, one finds that the measured capacitance is approximately only 12% 
higher than expected. 
 
4.2.5 BUILT-IN VOLTAGE 
 
In order to find the built-in voltage associated with a Shottky contact, one first needs to 
find the depletion capacitance at zero applied bias. Analyzing figures 4.5 and 4.6 one finds the 
point at which the loss tangent is the minimum and the capacitance is in a flat portion of the 
curve. Four contacts were measured. All contacts had a dot with 250µm of radius, but different 
separations between their dots and rings. The separations were 20µm, 50µm, 60µm, and 100µm.  
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The frequencies of the lowest losses determined for the built-in voltage measurement for 
each of these contacts are shown on table 4.2. 
 
Table 4.2: Points of lowest losses for the measured contacts on Si. 
Separation [µm] Frequency [Hz] Loss tangent “D” Measured Cjo [pF] 
20 400K 0.13 18.6 
50 1M 0.17 18.5 
60 400K 0.27 18.3 
100 1M 0.19 18.5 
 
The calculated mean and standard deviation of the loss tangent were 0.19 and 0.05 
respectively. The calculated mean and standard deviation for the measured capacitance at no bias 
were 18.47pF and 0.11pF respectively. Based on the results from table 4.2, C-V curves were 
taken at those specific frequencies. The C-V curve of a representative contact (250µm dot with 
20µm of separation) is shown on figure 4.8. Having the C-V curve and remembering equation 
2.20b, one also needs to plot a curve of C-2 vs. V to find the slope and intercept with the voltage 
axis. The plot of C-2 vs. V obtained from the same contact is shown on figure 4.9. At this point it 
is necessary to consider a possible case when the C-2 vs. V curve is bent. Remembering equation 
2.32b, if the saturation current is high enough, the diffusion capacitance contributes significantly. 
Also, it has an exponential dependence with the bias voltage that in turn bends the C-V and the 
C-2 vs. V curve. That was not the case on the measured contacts. The values obtained for the 
slope and intercept for each of the C-2 vs. V curves are shown on table 4.3. Using the values of 
table 4.3, a program (appendix C) applies equation 2.20b to calculate the built-in voltage. These 
results are found on table 4.4. 
 
Table 4.3: Slope and intercept of C-2 vs. V curves of four contacts on Si. 
Separation [µm] Slope x1021 [F-2 V-1] Intercept x1021 [F-2] 
20 -3.66 3.44 
50 -3.64 3.46 
60 -3.63 3.46 





Table 4.4: Calculated built-in voltages for the measured contacts on Si. 






The calculated mean and standard deviation of the built-in voltages were 0.97V and 
0.01V respectively.  
 
 




Figure 4.9: C-2 vs. V of a 250µm dot with a 20µm of separation on Si at 400KHz. 
 
4.2.6 CARRIER CONCENTRATION 
 
The first step in calculating the carrier concentration of a material is to assess whether or 
not there are interface-trapped charges present on it. As described on section 2.3.1.1 the way of 
doing this is by plotting the C-V curve of the junction at different frequencies and look for a shift 
in the roll-off of the capacitance. A plot of C-V at different frequencies is shown on figure 4.10. 
It is clearly seen on figure 4.10 that there is a shift in the roll-off of capacitance and this is a good 
indication that interface-trapped states are present in this sample. The plot only includes the 
minimum frequency that the equipment can use, and the maximum frequency at which the shift 
is not noticeable any longer. As described in Chapter 2, the way of getting around this problem is 
by taking the measurement at high frequencies so that these states cannot follow the test signal 
swing and not interfere in the capacitance reading. As it can be seen on figure 4.10 the surface 
states contribute for an additional potential to the built-in voltage, and this can be calculated by 
subtracting the theoretical (0.57V – section 3.2) value from the experimental value of Vbi. In this 




Figure 4.10: C-V curve of a contact on Si at different test frequencies. 
 
Another point that has to be observed is the roll-off of the carrier concentration with 
frequency. As stated on Chapter 2, and shown in figure 2.23, the carrier concentration has its 
ideal value at low frequencies and, due to the presence of elements such as the series resistance, 
gets smaller as the frequency increases. 
 
The carrier concentration at each frequency is calculated as explained in Chapter 2. First 
a raw C-V curve is measured. Then, C-2 vs. V is plotted and its slope and intercept are calculated. 
The plots of the raw C-V and C-2 vs. V at a specific frequency are the same as shown on figures 
4.8 and 4.9. Using these values in equation 2.19b, a program (appendix C) calculates the carrier 
concentration. Applying this methodology, a typical contact (250µm with 20µm of separation) 
was measured, and the carrier concentration of the material was extracted at different 
frequencies. Table 4.5 shows the values found for the carrier concentration. A plot of these 





Table 4.5: Carrier concentration of Si at different frequencies. 





















From figure 4.11 one can see that the values of the carrier concentration that are in the 
flat region of the curve are those between 10KHz and 400KHz. The mean and standard deviation 
for the values of the carrier concentration between these frequencies are 8.50x1014cm-3 and 
0.078x1014cm-3. A tradeoff appears when one compares the condition imposed by the decay of 
the carrier concentration with the requirement of a high-frequency measurement imposed by the 
presence of interface-trapped states. Also, one should consider the behavior of the loss tangent 
within the frequency range. It was shown on figure 4.5 that the capacitance reading has lowest 
losses at frequencies near 400KHz. A more accurate way of calculating the carrier concentration 
should incorporate all these effects. In other words, the carrier concentration can be calculated at 
a point of frequency where the loss tangent is small, the carrier concentration lays on a flat 
portion of its curve versus frequency, and at sufficiently high frequency such that possible 
interface-trapped charges cannot follow the test signal swing. Therefore, the point at which the 
measurement should produce the best reading is at 400KHz, and the value of the carrier 
concentration calculated at this frequency was 8.42x1014cm-3 as shown on table 4.5. This value 
does not differ much from the value found by calculating the average of the values of the carrier 
concentration between 10KHz and 400KHz. Also, as stated before, the nominal value of the 
carrier concentration determined by the manufacturer is between 6.3x1014cm-3 and 1015cm-3. 
Therefore, the measurement produced a result very close to what was expected, which indicates a 




GaN9906E was the first sample of gallium nitride to be analyzed. Hall measurements 
(Appendix F) returned a resistivity of 10.838Ω-cm, and carrier concentration of 2.262x1015cm-3. 
The sample was cleaned and prepared as described in section 3.3. The Ohmic contact was 
aluminum, and the Schottky contact was platinum. The second mask design (fig. 3.2) was used 






4.3.1 RESISTANCE MEASUREMENTS 
 
The first measurement performed on this sample was an I-V analysis of four Ohmic 
contacts to extract the sheet resistance, and the specific contact resistance of the material. The 
four contacts measured were composed of Ohmic rings and dots. All the rings were 100µm wide 
separated by 40µm from the dots. The radii of the dots were 250µm, 200µm, 150µm, 100µm. I-
V curves were taken for each of these structures, and the total resistances were then extracted 
directly from these curves by a fitting routine over the linear range of the curve. Figure 4.12 
shows the I-V measured curves, and the total measured resistances are shown on table 4.6. 
 
Table 4.6: Total resistance versus radius of five Ohmic contacts on GaN9906E. 






The values of resistance from table 4.6 were then fit with equation 2.35 to find the sheet 
resistance and the specific contact resistance. A plot of this fitting is shown on figure 4.13. The 
values found for the sheet resistance and specific contact resistance were 11.5KΩ and 1.6 Ω-cm2 
respectively. The constant LT  in this case was 118µm. Since it is approximately 2 times smaller 
than the dot radius (250µm), equation 2.38 has to be used with caution. In equation 2.35, the 
quotient of the I functions in this case is 1.4, and the quotient of the K functions is 0.82. The 
error in this situation can be high, and therefore, at these high resistances, a precise measurement 




Figure 4.12: I-V curves of four Ohmic contacts on GaN9906E. 
 
 




4.3.2 SCHOTTKY MEASUREMENTS 
 
Following the I-V measurements on Ohmic contacts, a second set of I-V measurements 
was taken on Schottky contacts to verify their proper behavior. Four contacts were measured. All 
of them had a 100µm wide Ohmic ring, a Schottky dot with 250µm or radius, and separations of 
20µm, 50µm, 60µm, and 80µm between the dot and the ring. The plots of the log I-V and linear 
I-V for one representative contact (20µm separation) are shown on figure 4.14 and 4.15. One 
peculiar piece of information found was that the saturation current was much higher than for 








Figure 4.15: Saturation current of a 250µm dot with 20µm of separation on GaN9906E. 
 
4.3.3 LOSS TANGENT 
 
The dissipation factor was measured versus frequency at zero applied bias voltage. A 
representative plot, obtained from the same structure (250µm dot with 20µm of separation 
between the dot and the ring), is shown in figure 4.16. The point where the loss tangent reaches 
its minimum is 20KHz. At this frequency the dissipation factor is 0.312 (> 0.1). 
 
4.3.4 DEPLETION CAPACITANCE AT NO BIAS 
 
The plots of the measured capacitance and conductance as functions of the frequency of a 
representative contact (250µm and 20µm of separation) are shown on figures 4.17 and 4.18. It 









4.3.5 BUILT-IN VOLTAGE 
 
Four contacts were measured. All contacts had a dot with 250µm of radius, but different 
separations between their dots and rings. The separations were 20µm, 50µm, 60µm, and 80µm. 
The best points in frequency determined for the built-in voltage measurement for each of these 
contacts are shown on table 4.7. 
 
Table 4.7: Points of lowest losses for the measured contacts on GaN9906E. 
Separation [µm] Frequency [Hz] Loss tangent “D” Cjo [pF] 
20 20K 0.31 204.00 
50 40K 0.73 160.40 
60 20K 0.3 193.10 









Figure 4.18: Junction conductance of a 250µm dot with 20µm of separation at zero bias on 
GaN9906E. 
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The calculated mean and standard deviation of the loss tangent were 0.19 and 0.05 
respectively. The calculated mean and standard deviation for the measured capacitance at no bias 
were 183.6pF and 16.52pF respectively. Based on the results from table 4.7, C-V curves were 
taken at those specific frequencies. The C-V curve of a representative contact (250µm dot with 
20µm of separation) is shown on figure 4.19. The plot of C-2 vs. V obtained from the same 
contact is shown on figure 4.20. The values obtained for the slope and intercept for each of the C-
2
 vs. V curves are shown on table 4.8. Using the values of table 4.8, a program (appendix C) 
applies equation 2.20b to calculate the built-in voltage. These results are found on table 4.9. 
 
Table 4.8: Slope and intercept of C-2 vs. V curves of four contacts on GaN9906E. 
Separation [µm] Slope x1019 [F-2 V-1] Intercept x1019 [F-2] 
20 -3.78 2.36 
50 -6.01 3.65 
60 -3.97 2.60 
100 -5.00 2.97 
 
Table 4.9: Calculated built-in voltages for the measured contacts on GaN9906E. 













Figure 4.20: C-2 vs. V of a 250µm dot with a 20µm of separation at 20KHz on GaN9906E. 
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The calculated mean and standard deviation of the built-in voltage were 0.645V and 
0.023V respectively.  However, some problems were noticed with this sample of gallium nitride. 
These problems include the product rG bigger than the unity, high saturation current, and 
dissipation factor bigger than 0.1. Therefore, a correction factor (Eq. 2.23b) was used to calculate 
the real value of the built-in voltage. Using the series resistance given on table 4.6 and the 
conductance as shown on figure 4.18 the values of the built-in voltage were corrected. This new 
set of values is shown on table 4.10. 
 
Table 4.10: Corrected built-in voltages for contacts on GaN9906E. 






The new mean and standard deviation of the built-in voltage were 0.72V and 0.03V 
respectively. The theoretical value of the built-in voltage, as calculated in section 3.3.1, is 1.55V. 
This indicates a discrepancy between the theoretical and experimental value. One proposed 
possible explanation that can be considered is that since the saturation current is so high for this 
sample, one additional capacitance due to minority carriers can be present, and this could be 
interfering in the measurement. 
 
4.3.7 CARRIER CONCENTRATION 
 
A plot of C-V at different frequencies is shown on figure 4.21. It is clearly seen on figure 
4.21 that there is a shift in the roll-off of capacitance and this is a good indication that interface-
trapped states are present in this sample. The plot only includes the minimum frequency that the 
equipment can use, and the maximum frequency at which the shift is not noticeable any longer. 
The density of interface-trapped charges can be estimated by several methods [6][24], however it 
is suggested as a future study for gallium nitride. 
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A typical contact (250µm with 20µm of separation) was measured, and the carrier 
concentration of the material was extracted at different frequencies. Table 4.11 shows the values 
found for the carrier concentration. A plot of these values is shown on figure 4.22. 
 
 




Figure 4.22: Plot of carrier concentration of GaN9906E at different frequencies. 
 
Table 4.11: Carrier concentration of GaN9906E at different frequencies. 










From figure 4.22 one can see that the values of the carrier concentration that are not very 
dependent on frequency effects are those between 10KHz and 40KHz. The mean and standard 
deviation for the values of the carrier concentration between these frequencies are 7.85x1016cm-3 
and 0.21x1016cm-3. It was shown in figure 4.16 that the capacitance reading has fewer losses at 
frequencies near 20KHz. The value of the carrier concentration calculated at this frequency was 
8.15x1016cm-3 as shown in table 4.11.  
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Since the product rG is comparable to the unity in this sample, a correction factor (Eq. 
2.22c) was used to adjust the values of the carrier concentration for the points that are in the flat 
region of the curve of carrier concentration vs. frequency. The corrections were made using the 
values of the series resistance given in table 4.5 and the conductance as shown in figure 4.18. 
The adjusted values of the carrier concentration are shown in table 4.12. 
 
Table 4.12: Adjusted values of the carrier concentration for GaN9906E. 





The mean and the standard deviation of the new values of the carrier concentration were 
calculated to be 8.38x1016cm-3 and 0.267x1016cm-3 respectively. The carrier concentration found 
by Hall was 2.26x1015cm-3. This indicates a discrepancy between the two measurements. The 
same possible hypothesis that was suggested to explain the discrepancy found with the built-in 
voltage can be taken into account for the carrier concentration. Since the saturation current is 
very high for this sample, there may exist an additional capacitance that influence the 
measurement and therefore an accurate measurement of the carrier concentration at this high 
saturation current may not be achieved. Another point that can be analyzed is the width of the 
depletion layer. For this sample, using equation 2.14b with the theoretical value of the built-in 
voltage, and the carrier concentration found by C-V, the width of the depletion layer is 0.14µm at 
zero bias, and 0.28µm at –5V. If the same calculation is performed with the value of the carrier 
concentration obtained by Hall, the width of the depletion width is 0.45µm at zero bias, and 




One more sample of gallium nitride, GaN9920, was processed to verify the behavior 
observed with the previous gallium nitride sample. Hall measurements (Appendix F) returned a 
resistivity of 35.815Ω-cm, and carrier concentration of 1.253x1015cm-3. The sample was cleaned 
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and prepared according to section 3.3. The Ohmic contact was aluminum, and the Schottky 
contact was platinum. The second mask design (fig. 3.2) was used to pattern the contacts.  
 
4.4.1 RESISTANCE MEASUREMENTS 
 
The first measurement performed on this sample was an I-V analysis of five Ohmic 
contacts to extract the sheet resistance, and the specific contact resistance of the material. The 
five contacts measured were composed of Ohmic rings and dots. All the rings were 100µm wide 
separated by 40µm from the dots. The radii of the dots were 250µm, 200µm, 150µm, 100µm. I-
V curves were taken for each of these structures, and the total resistances were then extracted 
directly from these curves by a fitting routine over the linear range of the curve. Figure 4.23 
shows the I-V measured curves, and the total measured resistances are shown in table 4.13. 
 
Table 4.13: Total resistance versus radius of five Ohmic contacts on GaN9920. 










Figure 4.23: I-V curves of five Ohmic contacts on GaN9920. 
 
The values of resistance from table 4.5 were then fit with equation 2.35 to find the sheet 
resistance and the specific contact resistance. A plot of this fitting is shown on figure 4.24. The 
values found for the sheet resistance and specific contact resistance were 8.92KΩ and 13.23 Ω-
cm2 respectively. The constant LT  in this case was 385µm. Since it is approximately 1.5 times 
bigger than the dot radius (250µm), equation 2.38 has to be used with caution. In equation 2.35, 
the quotient of the I functions in this case is 3.15, and the quotient of the K functions is 0.62. The 
error in this situation can be high, and therefore, at these high resistances, a precise measurement 
of the sheet resistance and specific contact resistance, using this technique, cannot be achieved. 
 
4.4.2 SCHOTTKY MEASUREMENTS 
 
Following the I-V measurements on Ohmic contacts, a second set of I-V measurements 
was taken on Schottky contacts to verify their proper behavior. Four contacts were measured. All 
of them had a 100µm wide Ohmic ring, a Schottky dot with 250µm or radius, and separations of 
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20µm, 50µm, 60µm, and 80µm between the dot and the ring. The plots of the log I-V and linear 








Figure 4.25: Log I-V plot of a 250µm dot with 20µm of separation on GaN9920. 
 
 
Figure 4.26: Saturation current of a 250µm dot with 20µm of separation on GaN9920. 
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4.4.3 LOSS TANGENT 
 
The dissipation factor was measured against frequency at zero applied bias voltage. A 
representative plot, obtained from the same structure (250µm dot with 20µm of separation 
between the dot and the ring), is shown on figure 4.27. The point where the loss tangent reaches 
its minimum is 20KHz. At this frequency the dissipation factor is 0.312. 
 
4.4.4 DEPLETION CAPACITANCE AT ZERO BIAS 
 
The plots of the measured capacitance and conductance as functions of the frequency of a 
representative contact (250µm and 20µm of separation) are shown on figures 4.28 and 4.29. It 









4.4.5 BUILT-IN VOLTAGE 
 
Two contacts were measured. All contacts had a dot with 250µm of radius, but different 
separations between their dots and rings. The separations were 20µm and 60µm. The best points 
in frequency determined for the built-in voltage measurement for each of these contacts are 
shown on table 4.14. 
 
Table 4.14: Points of minimum for the measured contacts on GaN9920. 
Separation [µm] Frequency [Hz] Loss tangent “D” Measured Cjo [pF] 
20 200K 1.1 44.55 
60 100K 1.23 32.40 
 
 





Figure 4.29: Junction conductance of a 250µm dot with 20µm of separation at zero bias on 
GaN9920. 
 
The calculated mean and standard deviation of the loss tangent were 1.165 and 0.065 
respectively. The calculated mean and standard deviation for the measured capacitance at no bias 
were 38.47pF and 6.075pF respectively. Based on the results from table 4.6, C-V curves were 
taken at those specific frequencies. The C-V curve of a representative contact (250µm dot with 
20µm of separation) is shown on figure 4.30. The plot of C-2 vs. V obtained from the same 
contact is shown on figure 4.31. The values obtained for the slope and intercept for each of the C-
2
 vs. V curves are shown on table 4.15. Using the values of table 4.15, a program (appendix C) 
applies equation 2.20b to calculate the built-in voltage. These results are found on table 4.16. 
 
Table 4.15: Slope and intercept of C-2 vs. V curves of four contacts on GaN9920. 
Separation [µm] Slope x1020 [F-2 V-1] Intercept x1020 [F-2] 
20 -6.01 4.63 





Table 4.16: Calculated built-in voltages for the measured contacts on GaN9920. 




The calculated mean and standard deviation of the built-in voltages were 0.81V and 
0.01V respectively. However, the series resistance is very high for this sample, and the 
correction factor given by equation 2.23b was used to correct the values of the built-in voltage. 
The new values found are shown in table 4.17. 
 
Table 4.17: Corrected built-in voltages for the measured contacts on GaN9920. 




The mean and standard deviation for this set of measurements was 1.395V and XXX 
respectively. In this case, the values of the built-in voltage are close to what is expected from the 
theory (1.55V). 
 
4.4.7 CARRIER CONCENTRATION 
 
A plot of C-V at different frequencies is shown on figure 4.32. It is clearly seen on figure 
4.32 that there is a shift in the roll-off of capacitance and this is a good indication that interface-
trapped states are present in this sample. The plot only includes the minimum frequency that the 




Figure 4.30: C-V of a 250µm dot with 20µm of separation at 400KHz on GaN9920. 
 
 




Figure 4.32: C-V curve of a contact on GaN9920 at different test frequencies. 
 
A typical contact (250µm with 20µm of separation) was measured, and the carrier 
concentration of the material was extracted at different frequencies. Table 4.18 shows the values 
found for the carrier concentration. A plot of these values is shown on figure 4.33. 
 
Table 4.18: Carrier concentration of GaN9920 at different frequencies. 














Figure 4.33: Plot of carrier concentration of GaN9920 at different frequencies. 
 
From figure 4.33 one can see that the values of the carrier concentration that are not very 
dependent on frequency effects are those between 10KHz and 100KHz. The mean and standard 
deviation for the values of the carrier concentration between these frequencies are 4.44x1015cm-3 
and 0.18x1015cm-3. It was shown on figure 4.27 that the capacitance reading has fewer losses at 
frequencies near 100KHz. The value of the carrier concentration calculated at this frequency was 
4.47x1015cm-3 as shown on table 4.17.  
 
The product of the series resistance and the parallel conductance was 0.2 for the contact 
with 20µm of separation and 0.085 for the contact with 60µm of separation. Since these products 
are high in this sample, a low frequency correction factor (Eq. 2.22c) was used to adjust the 
values of the carrier concentration. The corrections were made using the values of the series 
resistance given on table 4.5 and the conductance as shown on figure 4.18. The adjusted values 





Table 4.19: Adjusted values of the carrier concentration for GaN9920. 






The mean and the standard deviation of the new values of the carrier concentration were 
calculated to be 3.11x1015cm-3 and 0.21x1015cm-3 respectively. The carrier concentration found 
by Hall was 1.25x1015cm-3. In this case the results found by the two measurements were close, 
though a possible explanation for the difference that could be considered is the same stated for 
GaN9906E. Another point that can be analyzed is the width of the depletion layer. For this 
sample, using equation 2.14b with the theoretical value of the built-in voltage, and the carrier 
concentration found by C-V, the width of the depletion layer is 0.72µm at zero bias, and 1.49µm 
at –5V. If the same calculation is performed with the value of the carrier concentration obtained 
by Hall, the width of the depletion width is 1.042µm at zero bias, and 2.14µm at –5V.   
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In this study, all the experimental behaviors seen for both the Si and GaN samples with 
large radius C-V test structures are captured by the equivalent circuit models discussed. 
However, the variation in behavior with dot radius has not been adequately addressed. This 
behavior can be seen in the Si sample treated in chapter 4. 
 
Five dot sizes on silicon were measured, all of them with 20µm of separation between 
their dots and their rings. The results found for the carrier concentration are found on table 5.1. A 
plot of these values are shown on figure 5.1. 
 
Table 5.1: Measured values of carrier concentration for different dot sizes. 
Radius [µm] Carrier Concentration [cm-3] Capacitance at –5V [pF] 
50 12.30x1015 1.61 
100 7.30x1015 2.39 
150 2.67x1015 3.75 
200 1.50x1015 5.5 
250 8.44x1014 6.92 
 
Due to the high resistivity of the substrates, and the geometry of contacts used in this 
study, it is believed that the electric field, and therefore depletion region, are not uniform, 
yielding a different variation of the depletion layer width with voltage other than the abrupt 
junction dependence. 
 
A mathematical manipulation can be carried on to analyze such behavior. It was seen on 
chapter 2 that the carrier concentration of a material is a function of the capacitance as shown in 
equation 2.19b. This equation can be manipulated to be more easily visualized. Equation 5.1 




















Combining equation 5.1 with equation 2.17c one gets one expression in terms of the 

















This equation indicates that the less the depletion width varies with the applied voltage 
the larger the carrier concentration should be. One should expect the width of the depletion layer 
over the dot area to not vary as much as the width near the edge due to the voltage drop and 
electric field in highly resistive samples. A consequence is that the measured carrier 
concentration through C-V measurements should indicate a value larger than its correct value. 
 
 
Figure 5.1: Carrier concentration as a function of dot radius. 
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A fitting of figure 5.1 has been done in order to obtain an empirical relation for this 
behavior. The fit suggests that the carrier concentration has an exponential dependence with the 
dot radius. The equation found that fits figure 5.1 is given by equation 5.3a. A more general form 
of this equation is given by equation 5.3b. 
 
( )( )N Radius= ⋅ ⋅ + ⋅ − ⋅754 10 1 95 24014. exp  (Eq. 5.3a) 
( )( )N N Radius= ⋅ + ⋅ − ⋅0 1 α βexp  (Eq. 5.3b) 
 
The silicon sample is the same studied in section 4.2, its nominal carrier concentration is 
between 6.3x1014cm-3 and 1015cm-3. In the limit case where the dot radius tends to infinity, the 
carrier concentration given by equation 5.3a tends to 7.54x1014cm-3 that is within the nominal 
range of the carrier concentration. This is a good indication that equation 5.3b could be possibly 
used to fit experimental data and find the carrier concentration in the limit case where the dot 
radius tends to infinity. Combining equations 5.3b and equation 5.2 one finds an expression for 
the variation of the depletion width with respect to the applied voltage that empirically takes into 



















A plot of equation 5.4 is shown on figure 5.2. This plots suggests that as the dot radius is 
made smaller, the capacity of the depletion width to change with the applied voltage decreases. 
Considering this effect and analyzing equation 5.2 one concludes that the reading of carrier 
concentration should be affected, and the result should be a higher carrier concentration than 
expected. This effect on the reading of the carrier concentration is what is observed on figure 5.1. 
 
While the results of this analysis are only preliminary, they suggest that when C-V 
measurements are made using coplanar structures on highly resistive substrates, one should pay 




Figure 5.2: Variation of the depletion width with respect to the applied voltage as a function of 




In summary this thesis work has established a experimental and theoretical foundation for 
the measurement of capacitance, built-in voltage, and carrier concentration using capaticance-
voltage measurements. The focus of the basic measurements studies has been on high resistivity 
p-type silicon samples in order to characterize low doping density unintentionally doped n-type 
GaN. Experimental results have been reported on each sample type. Circuit models were 
developed to reflect device, nonidealities, criterion, and methodology outlined for accurate 
measurements. 
 
 The first nonideality analyzed was the presence of a series resistance on contacts. This 
resistance strongly affects the frequency performance of measurements. The first way analyzed 
to get around this problem was using low frequencies, and making the product rG (series 
resistance times parallel conductance) much smaller than the unity. The second imperfection 
seen was the presence of surface states. This analysis establishes a tradeoff in capacitance 
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measurements, since when there are interface-trapped charges in the material, the technique 
requires that the measurement is performed at sufficient high frequencies such that this charges 
do not influence the measurement. 
 
A good way of assessing how accurate the measurement is, is by analyzing the loss 
tangent. The loss tangent says how big the parallel conductance is comparing with the capacitive 
parallel reactance. And in doing so, it shows how trustworthy the measurement is. A good 
measurement should be performed then, where the dissipation factor is the lowest achievable.  
 
When performing measurements of the capacitance at zero bias or positive bias, one 
should also be concerned about the effects of the diffusion capacitance that appears in parallel 
with the depletion capacitance. This additional capacitance also has a dependence with frequency 
and has its maximum value at very low frequencies. Again, a tradeoff appears and the 
measurement should be taken at an intermediate frequency and at a bias where the influence of 
this capacitance is not very strong. 
 
Chapter four showed how the equations presented on chapter two present themselves 
with the experiments. A silicon sample was used to emulate the behavior of a highly resistive 
material such as unintentionally doped gallium nitride. 
 
A well-behaved sample of gallium nitride (GaN9906E) was also measured, and its results 
appear on chapter four. Beyond the problems presented for highly resistive materials in general, 
gallium nitride showed to have its peculiar problems. The first problem found analyzing this 
material was its high saturation current. This elevated value of the saturation current suggests 
that the diffusion capacitance in the sample can be high and interfere in the measurements. 
 
5.3 FUTURE WORK 
 
One peculiarity found on this sample of gallium nitride was the shift of the roll-off curves 
of the capacitance versus voltage at different frequencies. As explained on Chapter 2, this is a 
good indication of the presence of interface-trapped charges in the material. The same effect was 
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found on the sample of silicon. However, these states are very well studied in this material. In the 
case of gallium nitride, the presence of these states in low carrier concentration samples needs to 
be further studied. 
 
The performance of contacts on gallium nitride were shown to be somewhat poor 
compared to those on silicon. If better contacts can be achieved, the tradeoff found in 
measurements can be reduced and more accurate measurements can be performed. The series 
resistance, for example, can be reduced as other techniques are used to create Ohmic contacts 
[13-19]. The reasons why the saturation current is so high in gallium nitride also deserve some 
attention, and should be decreased in order to make better measurements that depend on the 
depletion capacitance. 
 
The last point to be discussed is the dependence of the carrier concentration on the dot 
size. A preliminary discussion of the results found on silicon were shown in the beginning of this 
chapter. The analysis, however, has its foundations based on empirical ideas. Therefore, this is 
also a topic that has to be further studied and a more fundamental understanding should be 
achieved. One way of achieving this is by numerical simulations, that can be performed with 
CAD tools such as TSUPREM. 
 
C-V measurements, properly applied, are an effective measurement technique to assess 
material parameters as well as nonidealities. This work has sought to establish a firm, basic 
experimental, and modeling foundation upon which subsequent studies can be built that will 
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#define Pi 3.14159265358979323l 
 
void main( void) 
{ 
  float eo = 8.854187817e-12; 
 float er_si = 11.7; 
 float er_gan = 9.5; 
 float er_gas = 13.1; 
 float q = 1.60217733e-19; 
 float Kb = 8.62e-5; 
 float RT = 300; 
 
  float CarrierConc, BuiltInVolt, BarrierPot, es, C2, A2; 
  float Slope, Cjo, W; 
  unsigned char material, dr; 
 
  do { 
  clrscr(); 
 
  printf( "Schottky (D)ot or (R)ing ? "); dr = tolower( getch()); 
  printf( "\n"); 
 
  if ( dr == 'd') { 
   printf( "Radius of the dot [um] ? "); 
   scanf( "%e", &A2); 
    A2 *= 1e-6; 
    A2 = pow( Pi * pow( A2, 2), 2); 
  } 
  else 
   A2 = pow( Pi * ( pow( 350e-6, 2) - pow( 250e-6, 2)), 2); 
 
 
   es=1; 
  printf( "Material ([S] Si, [G] GaN, [A] GaAs) ? "); material = 
tolower( getch()); 
  if ( material == 's') es = 12; 
   else if ( material == 'g') es = 12; 
    else if ( material == 'a') es = 12; 
  es *= eo; 
 
  printf( "es = %0.2e\n\n", es); 
  printf( "Slope: "); scanf( "%e", &Slope); 
  printf( "Inter: "); scanf( "%e", &Cjo); 
 
  BuiltInVolt = Kb * RT -  Cjo / Slope; 
  CarrierConc = 2 / (-Slope * A2 * q * es );        /** [m-3]  **/ 
  CarrierConc *= 1e-6;                              /** [cm-3] **/ 
   if ( CarrierConc > 0) C2 = CarrierConc; 
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    else C2 = -CarrierConc; 
  BarrierPot  = BuiltInVolt + Kb * RT * log( 2.5e18 / C2); 
  W = sqrt( 2 * es * BuiltInVolt / ( q * CarrierConc / 1e-6)) / 1e-6; 
 
  printf( "\n** Carrier Concentration (%s): %e cm-3", 
   ( CarrierConc < 0) ? "n":"p", CarrierConc); 
  printf( "\n** Built-in Voltage.........: %.2f V", BuiltInVolt); 
  printf( "\n** Barrier Potential........: %.2f eV", BarrierPot); 
  printf( "\n** Depletion Width..........: %.2f um", W); 
 
  printf( "\n\nAgain? (y/n)"); 















































Appendix D – GaAs Results  
 
 
Ohmic metal: Au 
Schottky metal: Au/Sb/Au 
Processing: Same as described for Si on section 3.2. Metals were evaporated instead of 
sputtered. Mask design 1 (section 3.1) was used. 
Hall result: 1.77x1018cm-3 (Appendix F) 
Nominal Carrier Concentration: between 1.5x1018cm-3 and 2.7x1018cm-3 
 
 
Table 6.1: Measurement between a dot and a ring on GaAs. 
Measurement between a dot and a ring 
 




200 -5.68x1018 5.08x1018 1.31x1018 0.92 
190 -5.83x1018 6.40x1018 1.57x1018 1.12 
180 -8.23x1018 7.50x1018 1.38x1018 0.94 
170 -10.34x1018 9.56x1018 1.37x1018 0.95 
160 -13.13x1018 12.20x1018 1.38x1018 0.96 
150 -16.64x1018 15.44x1018 1.41x1018 0.95 
140 -21.61x1018 20.30x1018 1.43x1018 0.97 
 
Mean Carrier Concentration = 1.407x1018 cm-3 
Mean Built-in Voltage = 0.973V 
 
Table 6.2: Measurement between a dot and an Ohmic contact on backside of GaAs. 
Measurement between a dot and Ohmic contact on backside 
 




200 -5.03x1018 5.05x1018 1.50x1018 1.03 
190 -5.71x1018 6.15x1018 1.60x1018 1.10 
180 -7.50x1018 7.50x1018 1.50x1018 1.03 
170 -9.60x1018 9.60x1018 1.48x1018 1.03 
160 -12.35x1018 12.21x1018 1.47x1018 1.01 
150 -15.78x1018 15.50x1018 1.50x1018 1.01 
140 -20.97x1018 20.40x1018 1.48x1018 1.00 
 
Mean Carrier Concentration = 1.504x1018 cm-3 













Appendix E – DLTS: Brief Discussion 
 
 
An extension of the C-V analysis is the technique known as deep-level transient 
spectroscopy (DLTS), invented in the 70’s by D. V. Lang [10]. This technique consists of 
applying a pulse to the depletion layer of a semiconductor and measuring the transient in 
capacitance due to the presence of traps. The depletion layer is kept at a quiescent reverse 
biased and a pulse is then applied to change the carrier occupancy in the traps. As a 
consequence of this change in charge, the capacitance of the junction goes from a steady 
state value to a transient due to the occupancy of the traps and then returns to its steady 
state value when the population of carriers returns to equilibrium. This sequence of 
occupation of traps is illustrated by figure 6.1, and the transient due to this occupation is 
illustrated in figure 6.2. 
 
 




Figure 6.2: Capacitance transient of a junction due to an applied pulse. 
 
The normalized DLTS signal, defined as S(T), is given by equation 6.1a. In this 
equation C(tx) is the capacitance at the instant tx of the transient, and ?C(0) is the 
capacitance change due to the beginning of the pulse. 
 











 Assuming that the decay of the transient has an exponential shape, equation 6.1a 



















Taking the derivative of equation 6.1b with respect to the emission rate, one can 



























A set of measurements can be performed at various temperatures in order to find a 
profile for the normalized DLTS signal. A typical set of curves for this measurement is 
shown in figure 6.3. 
 
The time window for each of these measurements at different temperatures can be 
changed so that a plot of the normalized DLTS signal can be constructed. A typical plot 
of the normalized DLTS signal is shown in figure 6.4. 
 
 






Figure 6.4: Typical plot of the normalized DLTS signal versus temperature. 
 
Applying equation 6.1c to the plot of S(T) one can find the maximum emission 
rate for each of the time windows for a particular trap and thus construct a plot of thermal 
emission rates versus temperature. The expression that relates the thermal emission rate 
to the temperature is given in equation 6.2 [10], and can be used to find energy of an 
















 If one takes a logarithmic plot of equation 6.2 versus the inverse of the 
temperature, the energy of the trap is simply the slope of the graph divided by the 








Figure 6.5: Typical log plot of the thermal emission rate versus 1000/T. 
 
Unlike the previous measurements, DLTS requires three different instruments. 
The first is a HP8112A – Pulse Generator, the second is a LakeShore 330 – Temperature 
Controller, and the third is a Boonton 7200 – Capacitance Meter. These three equipments 
are connected to a data acquisition board National Instruments PC-MIO-16E-4 and are 
controlled via GPIB by a program written in LabView. The general connection among 




Figure 6.6: General connection among instruments for DLTS measurements. 
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The principle of operation of the DLTS setup is the following. The computer 
sends a signal to the data acquisition board asking for a timed pulse. When this pulse 
starts, pin CTR0OUT on the BNC-2090 goes high with respect to the digital ground 
DGND1. This pulse starts a programmed pulse on the HP8112A through connector EXT 
INPUT. The resulting pulse is sent by OUTPUT to the BOONTON7200 to create a bias 
pulse in the DUT. This signal is also sent to pin PFI0/TRIG1 on the BNC-2090. The 
pulse is sent back to the data acquisition board with the purpose of creating a hardware 
triggering. Thus, every time the signal on that pin goes high, a new acquisition is initiated 
by pin ACH0 also on BNC-2090. This last pin is connected to the pin CAP on the 
BOONTON8112A where the output capacitance is produced. 
 
A program created in LabView (listed ahead) controls the operation of the setup 
the following way. First a particular temperature is set in LakeShore330. When the 
temperature is within an acceptable range of stabilization, the program sends a pulse to 
the setup and a new acquisition is started. The duration of the transient can be 
programmed, and the average of a number of transients is then stored in a file. After the 
program sweeps all the temperatures, the whole spectrum can be saved in a file. Also, the 
standard deviation resulted from that averaging is saved in another file. 
 
Both files can be imported in a graphics manipulator program such as SigmaPlot 
for data analysis. The standard deviation program contains a column for the temperature, 
and another column for the standard deviation resulted from the measurements of 
transient taken at that temperature. A curve of standard deviation versus temperature can 




Figure 6.7: Typical plot of standard deviation versus temperature for a DLTS 
measurement. 
 
The file that contains the transients has an individual row for each of the 
transients. After the file is imported, the whole matrix can be transposed to have columns 
representing the temperatures, and rows representing the time. The transients can then be 
plotted in a different graph. A typical plot of the transients is shown in figure 6.8. 
 
 
Figure 6.8: Transients in a typical DLTS signal. 
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Attention should be taken to the fact that the capacitance is given by the 
equivalent voltage provided by the equipment. This voltage does not need to be converted 
to a value of capacitance, as it is going to become clear as this explanation develops. 
 
Given the plot of transients, several time windows are chosen and plots of the 
relative capacitance (capacitance at the initial time of the window subtracted from the 
capacitance at the final time of the window) versus temperature can be made. A typical 
plot of the relative capacitance at different time windows versus temperature is shown in 
figure 6.9. 
 
Analyzing the plot of relative capacitance versus temperature, one can find the 
position of the maximums and fit them with equation 6.2 to find the energy of each of the 
traps in the device under test. 
 
 






















































Appendix F – Hall Measurements: Brief Discussion 
 
 
This section briefly explains the Hall measurements performed on the studied 
samples. For a more detailed and complete explanation, please see references [25-28]. 
The samples used in this study had a square Van Der Pauw geometry [25], and in order to 
perform Hall measurement, Ohmic contacts on their corners needed to be placed. These 
contacts were created using indium. Figure 6.10 shows the geometry of a typical sample 
with contacts on its corners. The sample is loaded in a chamber, and the contacts are 
connected to a switching board (Keithley 7001). This switching board is connected to a 
current source (Keithley 220), a picoammeter (Keithley 485) and a voltage meter 
(Keithley 196) so that all combinations of resistances can be measured by dividing the 
measured voltage by the applied current. This configuration is also shown in figure 6.10. 
The switching board is controlled by an IBM486PC via IEEE-488BUS. The chamber 
loaded with the sample is placed in a Varian water-cooled electro-magnet that uses a HP 
6465B power supply. This magnet has a typical magnetic field of 6 kgauss. 
 
 




A set of resistances is then measured by making the appropriate connections in 
the switching board. These resistances are defined as shown in table 6.3. 
 
Table 6.3: Definition of resistances for Hall measurement. 
R21,34 = V34/I21 R12,43 = V43/I12 
R32,41 = V41/I32 R23,14 = V14/I23 
R43,12 = V12/I43 R34,21 = V21/I34 
R14,23 = V23/I14 R41,32 = V32/I41 
 
 
The sheet resistance of the sample can be determined by finding two characteristic 
resistances. The definitions of these resistances are shown in table 6.4. 
 
Table 6.4: Definition of characteristic resistances. 
RA = (R21,34 + R12,43 + R43,12 + R34,21)/4 
RB = (R32,41 + R23,14 + R14,23 + R41,32)/4 
 
Then the Van der Pauw equation (Equation 6.3) is solved numerically in order to 
find the sheet resistance of the material (RS).  
 
exp(-π  RA/RS) + exp(-π  RB/RS) = 1 (Eq. 6.3) 
 
If the thickness of the sample is known, then the resistivity (ρ) of the material can 
be found by applying equation 6.4. 
 
RS = ρ / tk (Eq. 6.4) 
 
The next step is to find the sheet carrier density. This can be calculated if, first, a 
magnetic induction (B) is applied to the sample. Then and current is applied between 
contacts 1 and 3, 3 and 1, 2 and 4, and 4 and 2 to find the Hall voltages V24, V42, V31, and 
V13. Combining these voltages with the applied currents, one can find the equivalent 
resistances R24,13, R42,31, R31,24, R13,42. The Hall mobility can be found by applying 





























The results obtained from samples GaN9906E, GaN9920, and GaAs test sample 
are shown on tables 6.5 – 6.16. In these tables, the first eight voltages are the voltages 
used to calculate the resistivity of the material. The next four voltages are used to 
calculate the mobility and carrier concentration, as explained above. 
 
Table 6.5: Hall results for GaN9906E at 100x10-6A. 
GaN9906E 
 
Voltage #1: -0.224422 V 
Voltage #2: 0.224968 V 
Voltage #3: -3.576766 V 
Voltage #4: 3.579535 V 
Voltage #5: -0.225319 V 
Voltage #6: 0.225533 V 
Voltage #7: -3.586768 V 
Voltage #8: 3.592235 V 
Voltage #9: -3.457655 V 
Voltage #10: 3.458045 V 
Voltage #11: 3.292646 V 
Voltage #12: -3.294551 V 
  
Current: 100x10-6A 
Thickness: 0.000200 cm 
Resistivity: 10.765 Ω-cm 
Mobility: 254.29 cm2-V-1-Sec-1 




Table 6.6: Hall results for GaN9906E at 50x10-6A. 
GaN9906E 
 
Voltage #1: -0.114122 V 
Voltage #2: 0.114296 V 
Voltage #3: -1.820468 V 
Voltage #4: 1.821673 V 
Voltage #5: -0.114440 V 
Voltage #6: 0.114516 V 
Voltage #7: -1.824763 V 
Voltage #8: 1.826497 V 
Voltage #9: -1.757337 V 
Voltage #10: 1.757763 V 
Voltage #11: 1.673118 V 
Voltage #12: -1.674004 V 
  
Current: 50x10-6A 
Thickness: 0.000200 cm 
Resistivity: 10.949 Ω-cm 
Mobility: 255.69 cm2-V-1-Sec-1 
Density: -2.23x1015 cm-3 
 
 
Table 6.7: Hall results for GaN9906E at 30x10-6A. 
GaN9906E 
 
Voltage #1: -0.069198 V 
Voltage #2: 0.069258 V 
Voltage #3: -1.104211 V 
Voltage #4: 1.104678 V 
Voltage #5: -0.069310 V 
Voltage #6: 0.069338 V 
Voltage #7: -1.105752 V 
Voltage #8: 1.106387 V 
Voltage #9: -1.063945 V 
Voltage #10: 1.064106 V 
Voltage #11: 1.012578 V 
Voltage #12: -1.012901 V 
  
Current: 30x10-6A 
Thickness: 0.000200 cm 
Resistivity: 11.060 Ω-cm 
Mobility: 257.61 cm2-V-1-Sec-1 
Density: -2.19x1015 cm-3 
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Table 6.8: Hall results for GaN9906E at 10x10-6A. 
GaN9906E 
 
Voltage #1: -0.022054 V 
Voltage #2: 0.022083 V 
Voltage #3: -0.350951 V 
Voltage #4: 0.351407 V 
Voltage #5: -0.022161 V 
Voltage #6: 0.022180 V 
Voltage #7: -0.352693 V 
Voltage #8: 0.353166 V 
Voltage #9: -0.340152 V 
Voltage #10: 0.340508 V 
Voltage #11: 0.324209 V 
Voltage #12: -0.324560 V 
  
Current: 10x10-6A 
Thickness: 0.000200 cm 
Resistivity: 10.577 Ω-cm 
Mobility: 251.26 cm2-V-1-Sec-1 
Density: -2.35x1015 cm-3 
 
Table 6.9: Hall results for GaN9920 at 5x10-6A. 
GaN9920 
 
Voltage #1: -0.309388 V 
Voltage #2: 0.310110 V 
Voltage #3: -0.099514 V 
Voltage #4: 0.099783 V 
Voltage #5: -0.312176 V 
Voltage #6: 0.312804 V 
Voltage #7: -0.100385 V 
Voltage #8: 0.100565 V 
Voltage #9: 0.207544 V 
Voltage #10: -0.207833 V 
Voltage #11: -0.221987 V 
Voltage #12: 0.222300 V 
  
Current: 5x10-6A 
Thickness: 0.000208 cm 
Resistivity: 34.949 Ω-cm 
Mobility: 143.38 cm2-V-1-Sec-1 
Density: -1.25x1015 cm-3 
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Table 6.10: Hall results for GaN9920 at 0.5x10-6A. 
GaN9920 
 
Voltage #1: -0.031924 V 
Voltage #2: 0.031962 V 
Voltage #3: -0.010257 V 
Voltage #4: 0.010269 V 
Voltage #5: -0.032078 V 
Voltage #6: 0.032114 V 
Voltage #7: -0.010303 V 
Voltage #8: 0.010318 V 
Voltage #9: 0.021234 V 
Voltage #10: -0.021251 V 
Voltage #11: -0.022670 V 
Voltage #12: 0.022694 V 
  
Current: 0.5x10-6A 
Thickness: 0.000208 cm 
Resistivity: 35.952 Ω-cm 
Mobility: 138.80 cm2-V-1-Sec-1 
Density: -1.25x1015 cm-3 
 
Table 6.11: Hall results for GaN9920 at 50x10-9A. 
GaN9920 
 
Voltage #1: -0.003250 V 
Voltage #2: 0.003251 V 
Voltage #3: -0.001044 V 
Voltage #4: 0.001044 V 
Voltage #5: -0.003259 V 
Voltage #6: 0.003261 V 
Voltage #7: -0.001044 V 
Voltage #8: 0.001049 V 
Voltage #9: 0.002150 V 
Voltage #10: -0.002156 V 
Voltage #11: -0.002293 V 
Voltage #12: 0.002299 V 
  
Current: 50x10-9A 
Thickness: 0.000208 cm 
Resistivity: 36.543 Ω-cm 
Mobility: 135.66 cm2-V-1-Sec-1 
Density: -1.26x1015 cm-3 
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Table 6.12: Hall results for GaAs at 1x10-2A. 
GaAs 
 
Voltage #1: -0.000124 V 
Voltage #2: 0.000125 V 
Voltage #3: -0.000072 V 
Voltage #4: 0.000069 V 
Voltage #5: -0.000126 V 
Voltage #6: 0.000122 V 
Voltage #7: -0.000068 V 
Voltage #8: 0.000073 V 
Voltage #9: -0.000002 V 
Voltage #10: 0.000002 V 
Voltage #11: -0.000108 V 
Voltage #12: 0.000111 V 
  
Current: 1x10-2A 
Thickness: 0.0381 cm 
Resistivity: 0.00163 Ω-cm 
Mobility: 2167.83 cm2-V-1-Sec-1 
Density: -1.76x1018 cm-3 
 
 
Table 6.13: Hall results for GaAs at 5x10-3A. 
GaAs 
 
Voltage #1: -0.000061 V 
Voltage #2: 0.000059 V 
Voltage #3: -0.000035 V 
Voltage #4: 0.000033 V 
Voltage #5: -0.000063 V 
Voltage #6: 0.000060 V 
Voltage #7: -0.000034 V 
Voltage #8: 0.000035 V 
Voltage #9: -0.000002 V 
Voltage #10: 0.000001 V 
Voltage #11: -0.000052 V 
Voltage #12: 0.000055 V 
  
Current: 5x10-3A 
Thickness: 0.0381 cm 
Resistivity: 0.00160 Ω-cm 
Mobility: 2164.46 cm2-V-1-Sec-1 
Density: -1.81x1018 cm-3 
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Table 6.14: Hall results for GaAs at 5x10-2A. 
GaAs 
 
Voltage #1: -0.000623 V 
Voltage #2: 0.000622 V 
Voltage #3: -0.000356 V 
Voltage #4: 0.000357 V 
Voltage #5: -0.000622 V 
Voltage #6: 0.000620 V 
Voltage #7: -0.000355 V 
Voltage #8: 0.000358 V 
Voltage #9: -0.000013 V 
Voltage #10: 0.000015 V 
Voltage #11: -0.000543 V 
Voltage #12: 0.000544 V 
  
Current: 5x10-2A 
Thickness: 0.0381 cm 
Resistivity: 0.00165 Ω-cm 
Mobility: 2149.81 cm2-V-1-Sec-1 
Density: -1.76x1018 cm-3 
 
 
Table 6.15: Hall results for GaAs at 1x10-1A. 
GaAs 
 
Voltage #1: -0.001243 V 
Voltage #2: 0.001244 V 
Voltage #3: -0.000711 V 
Voltage #4: 0.000716 V 
Voltage #5: -0.001246 V 
Voltage #6: 0.001242 V 
Voltage #7: -0.000712 V 
Voltage #8: 0.000714 V 
Voltage #9: -0.000027 V 
Voltage #10: 0.000028 V 
Voltage #11: -0.001088 V 
Voltage #12: 0.001088 V 
  
Current: 5x10-2A 
Thickness: 0.0381 cm 
Resistivity: 0.00165 Ω-cm 
Mobility: 2151.35 cm2-V-1-Sec-1 
Density: -1.76x1018 cm-3 
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Table 6.16: Average of the Hall resutls. 
Averages GaN9906E GaN9920 GaAs 
Resistivity [Ω-cm] 10.838 35.815 0.00163 
Mobility [cm2-V-1-Sec-1] 254.71 139.28 2158.36 
Density [cm-3] 2.262x1015 1.253x1015 1.77x1018 
 
